

MODULAR MULTILEVEL CONVERTER BIPOLAR HVDC WITH SVPWM BASED VOLTAGE DROOP CONTROLLER

R Venkata Krishna¹, T Santhosh Kumar², G Swetha³, V Karthik⁴

¹Associate Professor, Lords Institute of Engineering & Technology. Hyderabad, TS

²Assistant Professor, Lords Institute of Engineering & Technology. Hyderabad, TS

³Assistant Professor, Lords Institute of Engineering & Technology. Hyderabad, TS

⁴Assistant Professor, Lords Institute of Engineering & Technology. Hyderabad, TS

ABSTRACT: The main aim of this paper is the voltage drop controller with SVPWM-based Hybrid MMC Bipolar HVDC. The hybrid boost MMC HV pulse generator with $(m-0.5) n_h : n_h$ (Full Bridge-SMs: Half Bridge-SMs) has been presented in each arm to generate bipolar pulsed output voltage with voltage magnitude $(+/-mV_{dc}$, where $m=1,2, \dots$ etc) operates at greater magnitude than traditional. The proposed, controlled droop, Modular Multilevel Converter (MMC) with Half-Bridge Sub-Modules will further improve system performance. That is, the dynamic conduct of the Network is growing. By integrating the modulation Space Vector Pulse Width (SVPWM) with MMC HVDC, the number of switches can be reduced, and the losses and power factor increased. For the proposed approach simulation models are built using the Matlab / Simulink framework for different ratios of Full Bridge-SMs to Half Bridge-SMs.

Keywords: Pulse generator, Pulsed power system, SVPWM

I. INTRODUCTION

The bipolar high voltage pulse generators[1]–[3] are the most widely used generators in various power system applications. Number of methods are applied to generate the bipolar HV pulses[1]–[11]. The standard technique is for the HVDC power supply to be combined via the VSI (voltage source inverter). About Chart1. High voltage switches are executed via a series of connected semiconductors. It is important to inject dynamic voltage distribution into the flourishing operation of the series of connected devices by controlling the pulse of the gate[12], the process was very complex. Parallel to this, the dual cascade H-bridge inverter with isolated voltage was used[1]. Stage by stage H-bridge performed multi-tasks to feed pulsed load, which are sequentially connected in this article. The Multi Cascaded H-bridge needs external source of insulated voltage, that's the big drawback. By using the High Voltage H-bridge Marx-generator at load improves system accuracy[2],[5] the H-bridge 's static voltage sharing and dynamic voltage sharing is achieved via the connected inverter collection, with this system conversion increase. High voltage bipolar pulse generator based on the push-pull inverter is suggested in [6] and [7], which are desired at the output. Consistent voltage distribution in connected semi-conductor system method series is proposed in[13]. In [8]-[11], solid-state Marx topologies are proposed for the generation of bipolar pulses and unipolar pulses, and a large number of parallel semiconductor devices are important. High Voltage switch series connected devices are replaced with the proposed modular solid-state switch in[9]. For preserving the voltage rating and minimizing the number of High Voltage device components, modular switched capacitor pulse generators were prearranged with condenser-diode voltage multipliers. The output pulses of the High Voltage Pulses Generator are unipolar. It generates bipolar pulses by varying the charge of the H-bridge high voltage. In high voltage system voltage source[16], the scalability and modularity of the Inverter Multilevel Modular Converter (MMC) is considered in. With comparatively low voltage semiconductor, there is no need in MMC systems to generate HV output pulses for the connected devices in sequence.

A hybrid boost MMC HV pulse generator was proposed in this paper, here in this MMC each arm has a FB-SMs (Full-Bridge SMs) along with HB-SMs(Half- Bridge SMs) by a ratio of $(m-0.5) n_h : n_h$, where as n_h was the number of the Half- Bridge SMs per arm and 'm' as the boosting factor, i.e., equal to ratio of output pulse voltage magnitude and DC voltage input. To generate pulsed output voltage of $(V_{dc}, 2V_{dc}, 3V_{dc} \dots \text{etc.})$ boosting factor 'm' integer (1, 2, 3...etc.) should be defined respectively. In the proposed system each arm of Full-Bridge SMs and Half- Bridge SMs of hybrid boost MMC-HV pulse generator is rated as $\frac{V_{dc}}{n_h}$. The magnitude $\pm mV_{dc}$, of the generated bipolar pulsed output voltage of the proposed system is greater than output voltage of conventional MMC pulse generator, by

the Half- Bridge SMs, by magnitude $\pm 0.5V_{dc}$. By this the proposed design of MMCHV pulse generator affords boosted output voltage by utilizing low voltage semiconductor devices. By this, each arm has been controlled to generate boosted output voltage.

In MMC to maintain the capacitor voltages constant is the major task, by this different techniques of capacitor voltage balancing are done in this paper, mostly sensor-less balancing technique and conventional sensor technique [16]. Here, detail frame work of the proposed system and mathematical analysis is presented in this paper.





Fig. 1. Bipolar Conventional HV pulse generator

II. PROPOSED HYBRID BOOST MMC BASED HV PULSE GENERATOR

In this proposed method high voltage pulse generator, based on the MMC hybrid boost, is shown in Figure 2. Any arm contains Full-Bridge SMs and Half- Bridge SMs by a ratio of $(m - 0.5)n_h : n_h$, correspondingly. Each SM (Full-Bridge SMs and Half- Bridge SMs) is classified as $\frac{V_{dc}}{n_h}$; where n_h is an equal number, reflecting number of Half- Bridge SMs per arm. Whereas, 'm' was boosting component, here the integer value greater than the zero, ratio in between output magnitude and DC voltage input is represented as $DC (m = \frac{V_p}{V_{dc}})$; where V_p is peak output voltage (V_0).

Here, number of SMs complete was $(m - 0.5)n_h$ per arm. As shown in Fig3 and Fig4 respectively for Half- Bridge SMs & Full-Bridge SMs, Half- Bridge-SM had positive voltage state and zero voltage states while Full-Bridge-SM has positive voltage state, negative voltage state and zero voltage states.



(a)




Fig2. Hybrid boost MMC HV pulse generator of the proposed system. (a) configuration, (b) variation of the upper arm voltages, lower arm voltages, and output operation.

In fig1. at load terminal (V_o) by controlling the upper arm voltage and lower arm voltages the bipolar output voltage pulse are generated. $(0.5 - m)V_{dc}$ and $(0.5 + m)V_{dc}$ are the voltage magnitude ranges of the arm, and $\pm mV_{dc}$ is the magnitude of the output voltage pulse.

Appropriate Half- Bridge SMs and Full-Bridge SMs should be able to operate in a positive pulse when generating positive arm voltage is necessary, and other SMs in similar arm will be avoided by operating at zero state. The choice of SMs concerned here is focused on the technique of condenser voltage balancing implemented to ensure efficient operation by controlled capacitor voltages.

The following section will demonstrate various voltage balancing techniques for the proposed system, i.e., sensor techniques and sensor-less techniques.




Fig 3. Voltage states of Half Bridge-SMs. (a) positive voltage and (b) zero voltage states.




Fig 4. Full Bridge-SMs Voltage states . (a) positive voltage (b) zero voltage and (c) negative voltage states.

In the fig2. two +voltage states of arm voltages are shown that are $0.5V_{dc}$ & $(0.5 + m)V_{dc}$. At first stage voltage magnitude is $0.5V_{dc}$. $0.5n_h$ away of $(0.5 + m)n_h$ SMs for each arm, need to be concerned of its current direction by the +voltage level. In zero voltage state operation the mn_h SMs of the same arm need to be cross over. The controlling of the MMC HV pulse generator is pedestal on capacitor voltage balancing. During another voltage state operation $(0.5 + m)V_{dc}$, all Half- Bridge SMs and Full-Bridge SMs of arm has been operated, those are need to in +voltage level only. All Full-Bridge SMs of the arm need to be operate in -voltage level to ensure the -voltage which contains the path current, in other case Half- Bridge SMs of the same arm need to be cross over the operation in zero voltage level.

III. PROPOSED SVPWM TECHNIQUE

Space Vector PWM generation module makes modulation index commands for each PWM loop and generates the correct gate drive waveforms. This section explains how to run and configure SVPWM modules.

A 3-phase 2-level inverter with configuration of a DC connection may contain the 8-possible switching states that generate an inverter voltage output. Here, the switching state of an inverter produces the Space Vector voltage (active vectors $V_1, V_2, V_3, V_4, V_5, V_6$ zero voltage(V_0) vectors V_7 & V_8) inside Space Vector plane. The active vector ($V_1, V_2, V_3, V_4, V_5, V_6$) was $\frac{2}{3} V_{dc}$ (voltage DC system) magnitude.

Space Vector PWM (SVPWM) module, was exposed in the Fig, inputs modulation index commands (U_α, U_β) which are orthogonal signals (α, β). The Benefit function of the SVPWM module was exposed in the Fig. A Vertical axis of fig represents an usual peak motor phase voltage ($\frac{V}{V_{dc}}$), and horizontal axis was standardized modulation index (M).

Following equation can approximate the fundamental line-to - line inverter **RMS** output voltage (V_{line}):

$$V_{line} = \bar{U}_{mag} * Mod_Scl * V_{dc} / \sqrt{6} / 2^{25} \dots\dots\dots (1)$$

Where DC system voltages (V_{dc}) are in volts

This text is property of International Rectifier and may not be copied or circulated without express consent.

Maximum achievable modulation (U_{mag_L}) within linear operating range is given by:

$$\bar{U}_{mag_L} = 2^{25} * \sqrt{3} / Mod_Scl \dots\dots\dots (2)$$

Modulation above transpires with modulation of $U_{mag} > U_{mag_L}$. This applies to case where voltage vector under increases beyond boundary of a hexagons. Under these conditions Space Vector PWM algorithm can rescale within a Hexagon limits magnitude of a voltage vector to fit. Magnitude of voltage vector inside a Hexagon is reduced but a phase angle is still maintained. In field of over modulation, transfer gain of a PWM modulator decreases and becomes nonlinear..




Fig:5 Rescaling of Voltage Vector

Upon issuance of a modulation index commands (U_{α} and U_{β}), a sub-module SVPWM T_m starts its calculations at a rising edge of PWM Load signal. SVPWM T_m module implements the algorithm that selects an active space vectors ($V_1, V_2, V_3, V_4, V_5, V_6$) being utilized and decides correct time period **w.r.t** one PWM pulse for each active vector. Also chosen vectors which are assigned to zero. SVPWM T_m module usually consumes 11 clock cycles and 35 clock cycles in over modulation cases falling edge of n_{SYNC} is readily available with the novel set of

Space Vector times and the vectors for real PWM generation (U_{Phase} , V_{Phase} , W_{Phase}) by Generation Sub-modul. Until the edge of the nSYNC signal dropped, at least 35 clock cycles of load had to be activated; otherwise new modulation commands would not be implemented early. PWM waveforms for voltage vector located in the Space Vector plane Fig6 and Fig7 are shown in the above voltage vector rescaling figures. Gating pattern outputs (...) include the application of dead-times




Fig.6 Space Vector PWM of 3-phase




Fig.7 Space Vector PWM of 2-phase (6-step PWM)

II. SIMULATION RESULTS

A) EXISTING RESULTS




Fig 8. Hybrid boost MMC based high voltage pulse generator of the proposed system

CASE 1 ($M = 1$ and $n_h = 2$)

The corresponding simulation results are shown in Figure 6 and Figures 6a and 6b show the variation of upper and lower arm voltages with the operation. Figure 6c shows the pulsed output voltage with a magnitude of +/-V dc (as m=1).

It is clear that a pulsed output voltage with desired pulse width, rise time, and magnitude has been generated successfully, while keeping the capacitors' voltages balancing as shown in Figure 6d.

The corresponding simulation results are shown in Figure 6 and Figures 6a and 6b show the variation of upper and lower arm voltages with the operation. Figure 6c shows the pulsed output voltage with a magnitude of +/-V dc (as m=1).

It is clear that a pulsed output voltage with desired pulse width, rise time, and magnitude has been generated successfully, while keeping the capacitors' voltages balancing as shown in Figure 6d.

In case1, corresponding simulation results, Fig 9-12 and Fig 9 and Fig 10 exposes difference of upper arm voltages and lower arm voltages with action. Figure 11 indicates pulsed output voltage of $\pm 20kV$ ($asm = 1$). It was obvious that the pulsed output voltage with desired pulse duration, the magnitude and time increase was generated effectively, while maintaining condenser voltages in balance as exposed in Fig12




Fig.9 Voltage of Upper arm




Fig.10 Voltage of Lower arm




Fig.11 Voltage of Pulsed output (+/- 20kV)




Fig.12 Voltage of SMs' capacitors

CASE 2($M = 2$ and $n_h = 2$)

The corresponding simulation results are shown in Figure 7. It is clear that the desired pulsed output has been generated successfully (Figure 7c) with magnitude of +/- 40 kV with 20 kV dc source (as $m=2$) while keeping the capacitors' voltages balancing as shown in Figure 7d.

Figures 13-16 shows the outcomes of the associated simulation. It was obvious that desired pulsed output (Fig15) was successfully achieved with the magnitude of $\pm 40kV$. with a source of $\pm 20kV_{dc}$ ($asm = 2$), while supervision condenser voltages in balance as exposed in Fig16




Fig.13 Voltage of Upper arm




Fig.14 Voltage of Lower arm




Fig.15 Voltage of Pulsed output (+/- 40kV)




Fig.16 Voltage of SMs' capacitors

B) EXTENSION RESULTS

CASE 1 ($M = 1$ and $n_h = 2$)

In case1, respective simulation results are exposed in Fig17- Fig 19 and Fig17 and Fig 18 display difference with upper arm voltage and lower-arm voltage operation. Fig12 exposes pulsed $\pm 25kV$ output voltage that can be enhanced relative to current results ($asm = 1$). It is obvious that a pulsed output voltage with desired pulse length, magnitude and time increase has generated effectively




Fig.17 Voltage of Upper arm




Fig.18 Voltage of Lower arm




Fig.19 Voltage of Pulsed output (+/- 25kV)

CASE 2 ($M = 2$ and $n_h = 2$)

The simulation results are illustrated in Figures 20-24. It is clear that the desired pulsed output with a magnitude of $\pm 50kV$ with a source of $20kV_{dc}$ ($asm = 2$) was successfully achieved (Fig15), while supervision condenser voltages in balance as shown in Fig24. Figure 24 clearly exposes smooth wave form compared to current method due to SVPWM control strategy




Fig.20 Voltage of Upper arm




Fig.21 Voltage of Lower arm




Fig.22 Voltage of Pulsed output ($\pm 50kV$)




Fig.23 Voltage of SMs' capacitors

CONCLUSION

This project proposes topologies based on SVPWM-based Pulse Generator (PG) based control electronic devices and modular multilevel converter **submodules**. The proposed topologies are divided into two main classes, namely: PGs fed from a supply of HV DC and PGs fed from an LV DC supply. The first group presents a new family of HV DC fed topologies that improve the performance of existing HV DC fed PGs, such as the generation of versatile pulse-waveforms and the full use of DC connection voltage. The second group is dedicated to a new family of LV DC-fed PG topologies with flexible pulse-waveform generation, controlled operating output, and high tension gain. All the proposed SVPWM based PG topologies share the important aspect of modularity in the newly developed HV PGs that delivers redundancy and robust pulse generation operation.

REFERENCES

- [1] L. M. Redondo, H. Canacsinh, J. Fernando Silva, "Generalized solid-state marx modulator topology", IEEE Trans. Dielectr. Electr. Insul. , Vol. 16, No. 4, pp.1037-1042, 2009.
- [2] H. Canacsinh, L. M. Redondo, J. Fernando Silva, "Marx-type solid-state bipolar modulator topologies: performance comparison", IEEE Trans. on Plasma Science, Vol. 40, No. 10, pp.2603-2610, 2012.
- [3] J. P. M. Mendes, H. Canacsinh, L. M. Redondo Jose O. Rossi, "Solid state marx modulator with blumlein stack for bipolar pulse generation", IEEE Trans. Dielectr. Electr. Insul. , Vol. 18, No. 4, pp.1199-1204, 2011.
- [4] J. H. Kim, S. C. Lee, B. K. Lee, S. V. Shenderoy, J. S. Kim, and G. H. Rim, "A high-voltage bipolar pulse generator a using push-pull inverter", in Conf. Ind. Electron. Soc., 2003, vol. 1, pp. 102–107.
- [5] P. Lukes, V. Babicky, M. Clupek, P. Sunka, "Bipolar high voltage pulse power generator", 2005 IEEE Pulsed Power Conference, pp.1061 - 1064, 2005. [6] H. Canacsinh, L. M. Redondo, J. Fernando Silva, "New solid-state marx topology for bipolar repetitive high-voltage pulses", IEEE Power Electronics Specialists Conference, pp.791-795, 2008.
- [7] Xiong Lan, Ma Long, Xie Zi-jie, Xin Qin ,Zhang De-qing, and Yang Zi-kang, "A novel generator for high-voltage bipolar square pulses with applications in sterilization of microorganism", IEEE Trans. Dielectr. Electr. Insul. , Vol. 22, No. 4, pp.1887-1895, 2015.
- [8] Sungwoo Bae, Alexis Kwasinski, Mark M. Flynn, and Robert E. Hebner, "High-Power Pulse Generator With Flexible Output Pattern", IEEE Trans. on Power Electronics, Vol. 25, No. 7, pp.1675-1684, 2010. [9] Liang-Rui Chen, Neng-Yi Chu, "AC-powered pulse generator", IEEE Trans. on Plasma Science, Vol. 34, No. 5, pp.1858-1865, 2006.
- [10] Yifan Wu, Kefu Liu, Jian Qiu , XiaoXu Liu and Houxiu Xiao, "Repetitive and high voltage marx generator using solid-state devices", IEEE Trans. Dielectr. Electr. Insul. , Vol. 14, No. 4, pp.937-940, 2007.
- [11] Luis Lamy Rocha, José Fernando Silva, and Luis M. Redondo, "Multilevel high-voltage pulse generation based on a new modular solid-state switch", IEEE Trans. on plasma science, Vol. 42, No. 10, pp. 2956-2961, 2014.
- [12] S. Zabihi, F. Zare, G. Ledwich, A. Ghosh, and H. Akiyama, "A Novel High-Voltage Pulsed-Power Supply Based on Low-Voltage Switch–Capacitor Units", IEEE Transactions on Plasma Science, vol. 38 , no. 10 , pp. 2877 – 2887,2010.
- [13] S. Zabihi, F. Zare, G. Ledwich, A. Ghosh, and H. Akiyama, "A new Pulsed Power Supply Topology Based on Positive Buck-Boost Converters Concept", IEEE Trans. Dielectr. Electr. Insul., vol. 17 , no. 6, pp. 1901 – 1911,2010.
- [14] J.W. Baek , M.H. Ryu, D.W. Yoo, and H.G. Kim, "High Voltage Pulse Generator Using Boost Converter Array", IEEE 28th Annual Conference of the Industrial Electronics Society (IECON 02) , vol. 1, pp. 395 –399,2002.
- [15] Ju-Won Baek, Dong-Wook Yoo, Geun-Hie Rim, and Byeong-Mun Song , "A 2 kV-40 A Pulse Generator Using Boost Converter Array", 14th IEEE International Pulsed Power Conference, vol. 2, PP.1423 – 1426,2003.
- [16] A. Elserougi, S. Ahmed , A. M. Massoud, "High voltage pulse generator based on DC-to-DC boost converter with capacitor-diode voltage multipliers for bacterial decontamination", 41st Annual Conference of the IEEE Industrial Electronics Society, IECON 2015,pp. 322–326, 2015.
- [17] A. Elserougi, A. M. Massoud, A. M. Ibrahim, S. Ahmed, "A high voltage pulse-generator based on DC-to-DC converters and capacitor-diode voltage multipliers for water treatment applications", IEEE Trans. Dielectr. Electr. Insul. , vol. 22, no. 6, pp.3290-3298, December 2015.

BIBLIOGRAPHY



Mr. R.Venkata Krishna Graduated from Sree Kavitha Engineering College, Khammam, AP in the year 2007, .M.Tech from Mahaveer Institute of science & technology, Hyderabad in the year 2009. He is presently working as Assoc. Professor in the Department of Electrical and Electronics Engineering, Lords Institute of Engineering & Tech. Himayithsagar, Hyderabad, India. His research areas include Electrical Power Systems and Electrical Drives.



Mr. T.Santhosh Kumar, Received the B.Tech. Degree in EEE from VIEB College 2011, Telangana, India, from JNTUH University and M.Tech in Power Electronics from CMR College of Engineering & Technology, Autonomous 2014. He has Industrial Experience of 1year & teaching experience of 7 years currently working as Assistant Professor in LORDS Institute of Engineering and Technology, Dept of EEE. HimayathSagar, Telangana Hyderabad, India.Pursuing Ph.D-EEE in Bharath Institute of Higher Education and Research, Chennai, India. He has published 25 research papers in reputed National & International Journals and Conference Proceedings. Attended 10 workshops. His Interest areas are Neural Networks, Power Electronics & Drives, Distributed Generation (DG) & FACTS,etc.



Mrs. G Swetha, is Graduated from BRECW, Hyderabad, AP, in the year 2009, M.Tech from LIET, Hyderabad, Andhrapradesh in the year 2014. She is presently working as Assistant Professor in the Department of Electrical and Electronics Engineering, Lords Inst of Engg. & Tech., Himayat sagar, Hyderabad, Telangana,. Her research areas include Power Electronics & Instrument Transformers.



V Karthik, is Graduated from LIET, Himayatsagar, Hyderabad, Telangana in the year 2010, M.Tech from GRIET, Hyderabad in the year 2013. He is presently working as Assistant Professor & Head in the Department of Electrical & Electronics Engg., Lords Inst of Engg. & Tech., Himayat sagar, Hyderabad, Telangana, India. His research areas include Power Electronics and Electrical Drives.