

# SCALABLE APPROACH FOR LESS POWER DROOP DURING SCAN BASED REASONING BIST

RODDA THILOTHA\*, Dr. K NIRANJAN REDDY\*\*

\*M.Tech student, Dept of ECE, CMRIT, Hyderabad, TS, India.

\*\* Professor, Dept of ECE, CMRIT, Hyderabad, TS, India.

## ABSTRACT:

In contemporary IC's power droop of Reasoning BIST throughout the rate test is a substantial worry. The power loss happens at test might generate delay for signal transitions of tool under test, its impacts might recognize as incorrect i.e. delay faults, this way the enhanced incorrect generation of examination stops working raises the return loss. In this we are recommending a brand-new strategy for scalable method for substantial reduction in the power loss at speed test making use of the launch on capture plan with check based Logic Integrated in Self Test (LBIST) for consecutive circuits. This occasion may be mistakenly recognized as visibility of a delay mistake, with ensuing generation of a wrong test fail, therefore raising return loss. Several remedies have been suggested in the literature to decrease the PD during examination of combinational ICs, while fewer approaches exist for consecutive ICs. In this paper, we recommend a unique scalable technique to lower the PD during at-speed examination of sequential circuits with scan-based LBIST making use of the launch-on capture system. This is attained by minimizing the task variable of the CUT, by correct modification of the examination vectors produced by the LBIST of sequential ICs. The suggested strategy presents a really low impact on fault coverage and test time, while needing a really low cost in terms of area overhead.

**Keywords:** *Temperature sensor, Heart beat sensor, MEMS sensor, GSM MODULE.*

## 1. INTRODUCTION

LBIST means Reasoning Built-In-Self-Test. It is achieving value by offering self-test ability to logic thus, the chip can examine itself without any outside devices as well as additionally by discovering the faults in a circuit layout lowers the problem in VLSI testing. Nowadays reasoning obstructs at-speed examination are performed by using Reasoning BIST (LBIST), which can take the kind of either combinational LBIST or scan-based LBIST. It depends upon the CUT which is either a combinational circuit or a sequential one with check. There are 2 standard capture-clocking systems in check based LBIST. They are:

- 1) The skewed-load (likewise called as launch-on-shift (LOS)) scheme.
- 2) The board-side (also called as launch-on-capture (LOC)) plan.

In skewed-load systems, Examination Vectors (TV) are put on the CUT at the prior clock of the change phase, as well as the CUT action is tested on the check chains at the following capture. In the board-side system, initially, the TV are first loaded into the scan chains(SC) throughout the shift phase; then, in a following capture stage, they are applied to the CUT at a launch, and the CUT reaction is recorded on the scan chains in a complying with capture.

Here in this paper, consecutive CUTs with scan-based LBIST adopting a board-side scheme, which is regularly, taken on for broadband efficiency microprocessors. The increase in location and power droop (PD) is serious concerns for ICs' testing. Excessive power droop (PD) will cause IC fail, because of the quantum leaps in circuit activity (CA). So there is demand to minimize the extreme pd and also area. In the literature, a number of remedies have actually been proposed to decrease PD, for combinational LBIST, while fewer techniques exist for scan-based LBIST. These strategies need very high location.

## OVER VIEW:

In this paper, we propose a unique, scalable method to restriction PD in some unspecified time in the future of seize degrees of take a look at-based totally LBIST, consequently lowering the possibility to supply incorrect check fails at some point of check. Similar to the services, our approach lowers the AF of the CUT in comparison with trendy test-based LBIST, with the resource of well editing the test vectors generated via manner of the Linear Responses

Shift Register (LFSR). Our technique is in some way similar to reseeding strategies, to the diploma that the series of check vectors is effectively modified an excellent way to fulfil a furnished call for that, but, is not to boom FC (as it is usually the situation for reseeding), but to lower PD. The number one concept inside the again of our method (in its non scalable model) become supplied.

## **2. LITERATURE SURVEY**

In [1], PD is reduced by using the use of a multi cycle BIST system with partial tracking. This method does now not have an effect on mistake protection (FC) (clearly, it offers a minor FC upward push of five% as compared with famous test-based totally-LBIST), however allows discount of PD through 33% simply, compared with conventional check-based totally-LBIST.

In [2], PD can be minimized by means of the usage of extra than 50% with the useful resource of alternately disabling businesses of check chains in the course of exam. Nonetheless, this approach implies an growth of greater than ninety% inside the type of take a look at vectors desired to perform a goal FC, with next upward push in exam time (TT), compared with conventional test primarily based LBIST.

In [3], Reduced strength BIST for test-shift in addition to capture power Low-energy examination innovation has been examined deeply to perform an accurate in addition to reliable attempting out. Although severa revolutionary techniques are endorsed for test-check, there aren't numerous for reasoning BIST because of its uncontrollable randomness. Nevertheless, reasoning BIST presently comes to be important for gadget debug or location check. This paper recommends a unique decreased strength BIST cutting-edge technology that minimizes shift-electricity via casting off the required high-frequency parts of vectors in addition to likewise minimizes seize power. The authors show that the proposed cutting-edge era now not honestly decreases examination strength however likewise continues exam coverage with little loss.

In [4], A Low-power examination innovation which has been examined deeply to acquire a real and additionally green screening. Although many state-of-the-art strategies are suggested for take a look at-take a look at, there are not such a lot of for reasoning BIST because of its unmanageable randomness. However, reasoning BIST currently involves be vital for tool debug or issue take a look at. This paper suggests a particular low energy BIST innovation that reduces shift-electricity with the useful resource of removing the described high-frequency components of vectors as well as likewise reduces capture electricity. The author's show that the encouraged technology no longer genuinely reduces check strength however also maintains exam coverage insurance with little loss.

## **3. METHODOLOGY**


The ST vector(s) is (are) generated based at the take a look at vectors to be finished at preceding and future seize phases for you to lessen the maximum sort of transitions amongst any following test vectors. This way, the CUT AF and PD are reduced compared with the original take a look at series. We undergo in thoughts the presence of a phase shifter (PS), it is typically observed in check-based LBIST to lessen the correlation a number of the take a look at vectors achieved to adjoining experiment-chains. All check vectors to be carried out at previous and destiny capture ranges to any take a look at-chain are normally given at right outputs of the PS, or the PS can be without difficulty changed to provide them. In our method, this asset is exploited to allow its low-price hardware implementation. However, our technique also can be followed if the PS does not provide the preceding and destiny test vectors for all test-chains or if the experiment-primarily based definitely LBIST does not present a PS.

The solution is primarily based on placing a similarly phase, specifically a burst section, among every shift and capture section. Such a burst section objectives at increasing the modern drawn from the power supply, as a great deal as a fee much like that absorbed with the aid of the CUT at some point of seize stages. This manner, the inductive element of PD occurs throughout the burst phase, and vanishes earlier than the following seize section. This solution causes a boom in every the overall energy ate up inside the direction of test and TT. Our method is scalable within the attainable PD discount. Therefore, test engineers ought to choose the right AF so that you can avoid the subsequent:

- 1) Faulty chips being examined as awesome (because of a brought about too low AF, decrease as that skilled in the course of normal operation)
- 2) Good chips being examined as faulty (because of a caused excessive AF, higher than that professional inside the path of regular operation).

**Conventional Scan-based Logic BIST:**


The pseudorandom pattern generator is implemented by an LFSR. The PS, which reduces the correlation among the test vectors applied to adjacent scan-chains, is composed of an XOR network expanding the number of outputs of the LFSR to match the number of scan chains. The PS gives to its output the current LFSR output configuration, together with future/past configurations at each shift CK.



**Fig.3.1. Schematic of the considered scan-based LBIST architecture.**

The Space Compactor compacts the outputs of the s scan chains to match the number of inputs of the Multiple-Input Signature Register (MISR). The MISR, the test response analyzer, and the BIST Controller are the same as in combinational scan-based LBIST. As for the scan FFs, our approach requires that, during shift phases, they maintain the last test vector applied to the CUT at their outputs.

The latches have two clocks, and sample one out of two input data lines, depending on which clock is active. The clocking scheme adopted to implement an LOC strategy is also reported. It consists of a shift phase [scan enable (SE = 1)] and a capture phase (SE = 0). During the shift phase, a new test vector is loaded in the scan chains after n shift CKs, where n is the number of scan FFs of the longest scan chain. At each shift CK, a new bit of the test vector present at the scan in of latch LA is shifted to the scan out of latch LB.



**Fig.3.2. Considered scans FF and signals' timing.**

**PROPOSED MODEL:**


The goal of our approach is to reduce the PD that may generate false test fails during at speed test with scan-based LBIST. Such a PD occurs after the application of a new test vector to the CUT. This occurs at the launch CK within

capture phases. The generated PD is proportional to the CUT AF induced by the application of a new test vector, which in turn depends on the AF of the scan FFs' outputs. For the considered scan FFs, such an AF depends on the number of FFs' outputs switching when the new test vector is applied. Therefore, the target of our approach is to reduce the number of FFs' outputs transitions occurring after the application of a new test vector to the CUT.

A possible implementation of our proposed scheme, for the case in which the depth of the longest chain(s) is  $n$ . Our approach requires two multiplexers (M1 and M2) and an XOR gate for each scan chain  $m$ . M2 allows us to load the following in the scan chain  $m$ :

1) Either the test vectors  $T_{m-i-1}$  and  $T_{m-i+1}$  generated by the PS during the shift phases before the  $(i-1)$ th and  $(i+1)$ th capture phases, by setting the selection signal  $int1 = 0$ ;

2) or the ST vector  $ST^m_i$  provided by M1 during the shift phases before the  $i$ th capture phase, by setting  $int1 = 1$ . Particularly, the signal  $int1$  is generated in such a way that it switches from 0 to 1 (and vice versa) at the following capture phases. Fig. depicts an example of  $int1$  generation, where FF1 and FF2 denote D FFs. Initially, FF1 is set to 1 and FF2 is set to 0 ( $int1 = 0$ ). Both FF1 and FF2 are clocked by the SE signal. Thus, at each SE rising edge,  $int1$  switches from 0 to 1 alternately.




**Fig.3.3. possible implementation of our approach.**


The multiplexer M2 permits us to load the subsequent on the scan chain  $m$ :

1) The authentic check vectors and generated by way of using the PS, with the aid of placing  $int1 = zero$ , at a few stage in the shift ranges before the  $(i-1)$ th and  $(i+N)$ th capture stages.

2) The ST vectors . . . Furnished with the aid of multiplexer M1, with the aid of the use of setting  $int1 = 1$ , at some stage within the shift phases before the  $i$ th . . .  $(i+N-1)$ th capture stages.



**Fig.3.4. RTL Schematic.**



**Fig.3.5. Schematic model.**

Name	Value	530 ns	535 ns	540 ns	545 ns	550 ns	555 ns
bist_out							
product_cut[15]	00011100001	1011000100111001	0111000011100100		0001110001110001	01110010001	01110010001
tpa_in[15:0]	00011100001	1011000100111001	0111000011100100		0001110001110001	01110010001	01110010001
tpa_ref_in[15:0]	00011100001	1011000100111001	0111000011100100		0001110001110001	01110010001	01110010001
in1_cut[7:0]	01010101	11010101	10101010		01010101	10101011	10101011
in2_cut[7:0]	01010101	11010101	10101010		01010101	10101011	10101011
reset	0						
enable	1						
clk	1						
load	0						
seed[7:0]	00000000		00000000				

**Fig.3.6. Simulation Results.**

**5. CONCLUSION**

We have provided a unique technique to lessen top power and power slump in the direction of the capture cycles in test-based completely Logic BIST, for this reason reducing the chance that the prompted remove effect is erroneously diagnosed as presence of a postpone fault, with consequent misguided era of a take a look at fail. We confirmed that our technique permits decreasing via about 50% the switching activity (SA) within the scan chains among following capture cycles, with appreciate to standard test-based completely LBIST. The proposed solution

allows designers to lower the hazard that the postpone introduced approximately thru PD exhibited within the path of at-speed test is erroneously interpreted as a postpone fault, with consequent technology of a fake test fail. We done this with the aid of decreasing the AF of the CUT in comparison with conventional check-based LBIST, by way of making use of proper modifications to the test vectors generated with the useful resource of the LFSR.

**REFERENCES**

- [1] J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeau-Dostie, "Test generator with preselected toggling for low power built-in self-test," in Proc. Eur. Test Symp., May 2012, pp. 1–6.
- [2] Y. Sato, S. Wang, T. Kato, K. Miyase, and S. Kajihara, "Low power BIST for scan-shift and capture power," in Proc. IEEE 21st Asian Test Symp., Nov. 2012, pp. 173–178.
- [3] E. K. Moghaddam, J. Rajski, M. Kassab, and S. M. Reddy, "At-speed scan test with low switching activity," in Proc. IEEE VLSI Test Symp., Apr. 2010, pp. 177–182.
- [4] S. Balatsouka, V. Tenentes, X. Kavousianos, and K. Chakrabarty, "Defect aware X-filling for low-power scan testing," in Proc. Design, Autom. Test Eur. Conf. Exhibit., Mar. 2010, pp. 873–878.
- [5] I. Polian, A. Czutro, S. Kundu, and B. Becker, "Power droop testing," IEEE Design Test Comput., vol. 24, no. 3, pp. 276–284, May/Jun. 2007.
- [6] X. Wen et al., "On pinpoint capture power management in at-speed scan test generation," in Proc. IEEE Int. Test Conf., Nov. 2012, pp. 1– 10.
- [7] S. Kiamehr, F. Firouzi, and M. B. Tahoori, "A layout-aware Xfilling approach for dynamic power supply noise reduction in at-speed scan testing," in Proc. IEEE Eur. Test Symp., May 2013, pp. 1–6.
- [8] M. Nourani, M. Tehranipoor, and N. Ahmed, "Low-transition test pattern generation for BIST-based applications," IEEE Trans. Comput., vol. 57, no. 3, pp. 303–315, Mar. 2008.
- [9] N. Z. Basturkmen, S. M. Reddy, and I. Pomeranz, "A low power pseudorandom BIST technique," in Proc. 8th IEEE Int. On-Line Test. Workshop, Jul. 2002, pp. 140–144.
- [10] J. Rajski, N. Tamarapalli, and J. Tyszer, "Automated synthesis of large phase shifters for built-in self-test," in Proc. Int. Test Conf., Oct. 1998, pp. 1047–1056.
- [11] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H. J. Wunderlich, "A modified clock scheme for a low power BIST test pattern generator," in Proc. IEEE VLSI Test Symp., Apr./May 2001, pp. 306–311.