

AN EFFECTIVE DYNAMIC STUDY FOR FINDING THE PROBABILITY OF BUGS AND FALSE POSITIVE WARNINGS PRESENT IN LARGE SCALE MULTITHREADED FPGA CIRCUIT

Srinivasulu Shepuri¹, Dr. Satendra Kurariya²

¹Research Scholar, Dept. of Computer Science & Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal-Indore Road, Madhya Pradesh, India

²Research Guide, Dept. of Computer Science & Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal Indore Road, Madhya Pradesh, India

ABSTRACT: This paper propose a method to design an FPGA based Hardware bug detection and analysis with the help of our programmable logic testing (PLT) methodology. FPGA is a high performance and critical gate array for any circuits because it can be operated at same performance even at various CPU frequency ranges (i.e.) above clock frequency and below clock frequency. In order to maintain its performance and also to prevent any mishap due to its high data handling, we need a bug detection system to analyse and detect the hardware bugs before going to install it in the circuits. In general VLSI circuit has interchangeable programming based hardware chips which can control the any kind of programs assigned to run the computer system. In this paper we are going to design, analyse and detect bugs on FPGA hardware components using our proposed methodology called programmable logic testing (PLT). Programmable logic testing functions is used for reducing false positive and bug detection in VLSI circuits. Hence any false positive or bug detection captured by the PLT will be informed to the engineer and it will make decision to whether it is a false positive or real bugs. PLT is the main process of the FPGA based programmable logic circuit system which in turn take responsible to control, maintain, and prevent any nonlinear or inconsistent system.

KEYWORDS: Programmable, Logic, Testing, FPGA, VLSI, hardware, circuit, gates.

I. INTRODUCTION

Prototyping have been a significant aspect of the electronics business since an extremely lengthy timespan now. Before heading in for the genuine fabrication of a committed hardware, everybody would need to be certain that what they are making will work the manner in which they need it to. Over every one of these years while electronics organizations offered committed hardware in their items, it was impractical for the end client to reconfigure them to his own needs. This need prompted the development of another market fragment of client configurable Field Programmable integrated circuits called Field Programmable Gate Arrays or FPGAs. History Fig. 1: A Representational Image of Field Programmable Gate Arrays the FPGA s rabbit a typical history with most Programmable Logic Devices. The first of this sort of devices was the Programmable Read Only Memory. Further determined by need of specifically executing logic circuits, Philips imagined the Field-Programmable Logic Array (FPLA) during the 1970s.




Figure 1 FPGA Function

This comprised of two planes, a programmable wired AND-plane and the different as wired OR. It could execute capacities in the Sum of Products structure. To conquer troubles of cost and speed, Programmable Array Logics were created which had only one programmable 'AND' plane took care of into fixed OR gates. Buddies and PLAs alongside different variations are assembled as Simple Programmable Logic Devices (SPLDs). So as to take into account developing technological requests, SPLDs were integrated onto a solitary chip and interconnects were given to programmable associate the SPLD blocks. These were called Complex PLDs and were first spearheaded by Altera, the first in the family being Classic EPLDs and afterward, MAX arrangement. At that point another class of Electronic devices, Mask-Programmable Gate Arrays comprising of semiconductor arrays which could be associated utilizing custom wires persuaded the plan of the FPGAs. Transistors offered approach to Logic Blocks and the customization could now be performed by the client on the field and not in the assembling lab. These are an uncommon type of PLDs with higher densities and with expanded ability of executing usefulness in a shorter time length utilizing CAD. The FPGA's are accessible in different flavors dependent on the programming innovation utilized. These might be customized utilizing against intertwine Technology, which can be modified only once. Devices fabricated by Quick Logic are instances of this sort. Arrangement is finished by consuming a lot of wires. These go about as trades for Application Specific ICs (ASIC) and utilized in places where assurance of protected innovation is first concern. Streak Technology based Programming, similar to devices from Actel. The FPGA might be reconstructed a few thousand times, taking a couple of moments in the field itself for reprogramming and has non-unpredictable memory.

SRAM Technology based FPGAs, the at present ruling innovation offering boundless reprogramming and quick reconfiguration and even halfway reconfiguration during activity itself with minimal extra hardware. Most organizations like Altera, Actel, Atmel and Xilinx assembling such devices. Configurable Logic Blocks Irrespective of the various producers and marginally various models and feature sets, the greater part of the FPGA's have a typical conventional methodology. The principle segment blocks of any FPGA are an adaptable programmable 'Configurable Logic Block' (CLB), encompassed by programmable 'Info/Output Blocks' with a chain of command of steering channels interconnecting different blocks on the board. Also, these may comprise of Clock DLLs for clock dissemination and control and Dedicated Block RAM recollections. A logic cell may comprise of an information work generator, convey logic and a capacity component. The capacity generators are executed as Look up Tables relying upon the information. A LUT may likewise be utilized as a Shift register which is utilized to catch burst-mode information. The capacity components might be utilized as edge touchy flip-flops or level delicate latches. The arithmetic logic incorporates a XOR gate for full viper activity alongside committed convey logic lines. The figure underneath shows a FPGA cut. The cushions in the Input and yield ways route the information and yield signs to the inside logic and the yield cushions either straightforwardly or through a flip-flop. The cushion can be set to adjust to different supported flagging principles which may even be client characterized and remotely set. Steering Matrix In any sequential construction system it is regularly the slowest portion which sets the general creation rate. Much similarly, the route takes the longest defer that inevitably decides the exhibition of the whole electronic framework. Consequently steering calculations are brought into place for the plan of the most productive ways to convey ideal execution.




Figure 2 VLSI Design

Directing is on different levels like Local, between LUTs, flip-flops and the General Routing Matrix, General Purpose Routing between different CLBs, I/O Routing between I/O Blocks and CLBs, Dedicated Routing for a specific classes of signs for boosting execution and Global Routing for appropriating clocks and different signs with exceptionally high fan-out. Clock Distribution High speed, low slant clock circulation is given in many FPGAs utilizing Primary Global Routing assets. With each clock input cradle, there is an advanced Delay-Locked Loop which takes out slant between clock input cushion and inside clock input sticks by changing the postpone component, and furthermore gives control of numerous clock areas. FPGA families presently additionally have enormous block RAM structures to supplement the appropriated RAM LUTs, size fluctuating for various FPGA devices. The plan of a FPGA follows generally a similar methodology as any VLSI framework the central advances being Design Entry, Behavioural Simulation, Synthesis, Post Synthesis Simulation, interpretation, planning and directing, and further examination like Timing recreation and Static Timing Analysis. On a PC, the plan looks all arranged and tiled, yet blemished situation and directing occurs and prompts execution drops. So as to expand the exhibition of FPGAs, more transistors could generally be utilized. The territory overhead associated with FPGAs is higher than ASIC and might do with greater thickness since 28nm cycles are additionally being executed on them. Putting more transistors additionally implies that bigger plans would be conceivable. Spillage is a significant issue with FPGAs and has been a region of intrigue. Utilization of offbeat FPGA design has additionally demonstrated better outcomes combined with pipelining innovation which decreases worldwide data sources and improves throughput. FPGA Security used to be a significant worry as the code should have been uncovered each time it was stacked on to the FPGA's, in this way making FPGA's adaptability a possible danger to malignant alterations during fabrication. In any case, bit stream encryption has acted the hero of FPGAs. Frequently the unpractised fashioners and clients face this predicament that how much ground-breaking FPGA would be reasonable for their application. Makers regularly determine measurements like 'Gate tally'. For Example, Xilinx utilizes 3 measurements to gauge limit of FPGA, Maximum Logic Gates, Maximum Memory Bits and Typical Gate Range. However long these cited measurements are predictable, relocation between families is to some degree improved, yet it infrequently offers unpretentious correlation between various merchants on account of the distinction of structures and because of which, execution differs. A superior measurement is to analyse the sort and number of logic assets gave.

II. LITERATURE REVIEW

Apostolos P.Fournari (2019): Proposed that the Hardware Trojan (HT) revelation in the wild is a troublesome endeavour since the regulator can't approach "splendid chips" or one of a kind and trusted in test assessments in order to be supported his examination. Beside area, a HT analyser now and again ought to have the choice to understand the direct of a HT, its activation norms and preconditions. In this paper a FPGA based HT recognizable proof and examination approach is recommended that uses different limit taking care of to recognize a HT and analyse its lead without the presence of "splendid" chip or assessments. The framework presents a movement of logically stable stages to be followed to refine the HT distinguishing proof measure and proposes the logical interconnection between these implies that makes this refinement possible. Even more specifically, in the paper, we propose the fitting mix of a logic testing method, a run-time system and a side-channel examination strategy to structure the proposed approach and we apply this technique on an arrangement executed in an off-the-rack FPGA load up to perceive a HT and look at its direct. The logic testing and side-channel examination methodologies are non-prominent. The run-time procedure is a meddling one where on-chip progressed sensors are used to perceive unanticipated detachments in the configuration of the Integrated Circuit (IC). The side channel assessment method uses power or Electromagnetic release signals during the cryptography cycle to play out a proposed authentic examination approach and relate logically the consequences of the assessment accumulated with the past systems' results. The proposed approach doesn't rely upon the presence of a "Splendid chip" or any accepted acknowledged test regards for recognizing the HT. In reality, it proposes a quantifiable, heuristic, assessment using specific features, to diminish fake positive HT distinguishing pieces of proof, to analyse HT activations, find what triggers them and in what point in time that happens. The overall system is completed, shown and evaluated on a genuine FPGA board using certifiable tests and results that support our notions. To the extent we might realize this is the chief undertaking at merging three particular limit assessment procedures for HT distinguishing proof without using "trusted" assessments or chips on an off-the-rack FPGA board.

Krishnendu Guha (2019): Proposed that a significant part of blended basic frameworks is to execute assignments of fluctuated criticality on a similar stage. The property of full or halfway reconfiguration at runtime of reconfigurable hardware or field programmable gate arrays (FPGAs) has fulfilled this basis and encouraged the handling of blended basic assignments legitimately on hardware, with the guide of reconfigurable Intellectual properties (IPs) or bit streams secured from different outsider IP (3PIP) sellers. Nonetheless, the current writing in this field doesn't think about the related hardware dangers. Such dangers are

especially risky as related malware like Hardware Trojan Horses (HTHs) stay lethargic during testing and avoid recognition, yet get initiated at runtime and imperil crucial applications. In spite of the fact that few works exist on hardware security, none spotlight on unwavering quality driven blended basic assignment preparing on reconfigurable hardware against HTH assaults. In this work, we at first investigate how HTHs embedded by 3PIP sellers in the touch streams may cause dynamic assaults. At that point, we create methodologies to guarantee unwavering quality for preparing of blended basic assignments on reconfigurable hardware. Both occasional and non-intermittent, for example aperiodic or inconsistent undertakings are thought of. We likewise centre around asset compelled situations, where we hold fast to frequency scaling to encourage convenience of undertakings on restricted assets. We explore different avenues regarding an assortment of spot streams and execution assessment is performed through measurements, for example, task achievement rate, task dismissal rate and undertaking pre-emption rate.

Lichen Feng (2017):Proposed that the Portable programmed seizure discovery framework is extremely advantageous for epilepsy patients to convey. So as to make the framework on-chip teachable with high productivity and accomplish high identification precision, this paper presents an exceptionally enormous scope combination (VLSI) plan dependent on the nonlinear support vector machine (SVM). The proposed plan chiefly comprises of a feature extraction (FE) module and a SVM module. The FE module plays out the three-level Daubechies discrete wavelet change to fit the physiological groups of the electroencephalogram (EEG) sign and concentrates the time–frequency space features mirroring the nonstationary signal properties. The SVM module coordinates the altered consecutive insignificant advancement calculation with the table-driven-based Gaussian portion to empower proficient on-chip learning. The introduced plan is confirmed on an Altera Cyclone II field-programmable gate array and tried utilizing the two freely accessible EEG datasets. Investigation results show that the planned VLSI framework improves the location precision and preparing productivity.

III. PROPOSED METHODOLOGY

In this chapter we are going to implement FPGA bug and false positive detection Programmable logic testing (PLT) in the simulated environment called Mat lab. To simulate the working model of the FPGA we are going to use mat lab software. Mat lab consists of all required components in built in to it. We have the input signal from clock gates which is given to our FPGA circuit and output signal from the FPGA will be given to the Programmable logic testing (PLT). To implement the Programmable logic testing (PLT) logic in to the FPGA we have the following settings to make a precise decision under balanced clock frequency. In the general for VLSI design we have various control signal generated by the system will be fed to the PLT for further processing. With respect to the settings we have derived the results in the simulation part. We have been using in built tool boxes available in mat lab software such as signal processing, control and other systems etc. Our system was designed as a closed loop system based on the feedback control mechanism. The system consists of controllers, adders, mux, de-mux, integrators, comparators, samplers, multipliers and required PLT systems.

PLT Building Blocks:

System consists of two main block such as FPGA block and Programmable logic testing (PLT) and other main components such as input signal, output signal, PLT designing and clock frequency signal. In the input layer we are going to model input and logic gate signal to the system. Based on the inputs Programmable logic testing will control the FPGA after checking and validating with the PLT built in functions. Upon validation from PLT functions the processed input will be given to the FPGA circuit to achieve the precision and efficiency in the system ensuring no bugs and false positive present.




Figure 3 System Blocks

The above controller design consists of clock frequency, input signal and FPGA output, PLT signal. Input layer consists of two inputs one from clock input and second input is from system feedback and controlled by our PLT system. The second layer is the processing layer, this layer have some delays received from PLT during testing. The final layer is the output layer or called as PLT-FPGA output layer, in this layer we will test and compare the results of input signal and PLT output. To control a FPGA system using Programmable logic testing (PLT) techniques, we should gather input/output preparing information utilizing investigations or recreations of the system we need to show. When utilizing Programmable logic testing (PLT) work, make or load the information and pass it to the preparation signal input contention. When utilizing FPGA bug and false positive detection design, in the Load information segment, select program testing, and afterward to stack information from a record, select document to stack information from the MATLAB workspace, select workshop. As a process, Programmable logic testing (PLT) preparing functions admirably if the preparation information is completely illustrative of the highlights of the information that the prepared design is proposed to demonstrate. To determine our preparation information, make an exhibit in the MATLAB workspace. Each line contains an information point, with the last section containing the output esteem and the rest of the segments containing input clock signal frequency. We would then be able to pass this information to the preparation Data input contention of the Programmable Logic Testing (PLT) FPGA bug and false positive detection designer application. Burden the information from a .dat document. Each line of the document contains an information point with values isolated by blank area. The last and incentive on each line is the output, and the rest of the qualities are the information sources.

IV. EXPERIMENTAL RESULT

In this chapter we are going to simulate the FPGA bug and false positive detection output, Programmable logic testing (PLT) output. We have set of components such as controller, FPGA, input and output signal etc. It will be initiated first using the mat lab components viewer command panel. Once the simulation is completed, the exhibition attributes are seen on the particular extensions. The reaction bends of bug detection, false positive, input and output current, for a reference clock frequency ranges. The below two figures represent the output

printed for each blocks of the system design. The figure below represent that the output signal from FPGA and PLT output respectively. The figure represent the Programmable logic testing (PLT) clock signal with output signal this implies that our PLT signal accurately analyse the bugs and false positive. In the above figure PLT signal and actual FPGA signal and PLT signal does not overlap with each other and hence we can conclude that our Programmable logic testing (PLT) detect and analyse the output under predefined conditions.




Figure 4 Circuit tested with bugs with Programmable logic testing (PLT) enabled




Figure 5 Circuit without bugs tested with Programmable logic testing (PLT)

V. CONCLUSION

In this paper we implemented FPGA bug and false positive detection for using Programmable logic testing (PLT) system to control and stabilize the FPGA system to utilize its performance at high level at clock frequency. Also we have proved our system capability by simulating and printing the result of PLT process. Here with we have concluded that we have completed our design of Programmable logic testing (PLT) to achieve maximum bug detection and false positive. Output from FPGA is tested using Programmable logic testing (PLT). Based on the simulation output we can conclude that our system work better to produces high accuracy and extreme precision in detecting bugs in FPGA. So for each and every false positive signal detected at the output was given as a feedback to our controller mechanism. Based on the feedback, controller was able

to make decision in finding bugs in the FPGA circuit at high clock speeds. At last we proved the following capabilities FPGA capabilities, Programmable logic testing (PLT) for false positive and bug detection.

VI. REFERENCES

- [1] Lichen Feng 2017. "VLSI Design of SVM-Based Seizure Detection System With On-Chip Learning Capability". DOI: 10.1109/TBCAS.2017.2762721
- [2] Apostolos P.Fournari. 2019. "An efficient multi-parameter approach for FPGA hardware Trojan detection" <https://doi.org/10.1016/j.micpro.2019.102863>
- [3] Krishnendu Guha 2019 "Criticality based reliability against hardware Trojan attacks for processing of tasks on reconfigurable hardware"
- [4] Wang, J.; Zhong, S.; Yan, L.; Cao, Z. An Embedded System-on-Chip Architecture for Real-time Visual Detection and Matching. *IEEE Trans. Circuits Syst. Video Technol.* 2014, 24, 525–538.
- [5] Mondal, P.; Biswal, P.K.; Banerjee, S. FPGA based accelerated 3D affine transform for real-time image processing applications. *Comput. Electr. Eng.* 2016, 49, 69–83.
- [6] Wang, W.; Yan, J.; Xu, N.; Wang, Y.; Hsu, F.H. Real-Time High-Quality Stereo Vision System in FPGA. *IEEE Trans. Circuits Syst. Video Technol.* 2015, 25, 1696–1708.
- [7] Jin, S.; Cho, J.; Pham, X.D.; Lee, K.M.; Park, S.K.; Kim, M.; Jeon, J.W. FPGA Design and Implementation of a Real-Time Stereo Vision System. *IEEE Trans. Circuits Syst. Video Technol.* 2010, 20, 15–26. 5.
- [8] Perri, S.; Frustaci, F.; Spagnolo, F.; Corsonello, P. Design of Real-Time FPGA-based Embedded System for Stereo Vision. In *Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence, Italy, 27–30 May 2018; pp. 1–5.
- [9] Schlessman, J.; Wolf, M. Tailoring design for embedded computer vision applications. *Computer* 2015, 48, 58–62.
- [10] Stevanovic, U.; Caselle, M.; Cecilia, A.; Chilingaryan, S.; Farago, T.; Gasilov, S.; Herth, A.; Kopmann, A.; Vogelgesang, M.; Balzer, M.; Baumbach, T.; Weber, M. A Control System and Streaming DAQ Platform with Image-Based Trigger for X-ray Imaging. *IEEE Trans. Nucl. Sci.* 2015, 62, 911–918.
- [11] Dessouky, G.; Klaiber, M.J.; Bailey, D.G.; Simon, S. Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures. In *Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL)*, Munich, Germany, 2–4 September 2014; pp. 1–8