

ANALYSIS AND SIMULATION OF MIXED CNTFET FOR VLSI INTERCONNECTS

B. Rajkumar¹, Dr.P. Karpagavalli²

¹Research Scholar, Dept. of Electronics and Communication Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal-Indore Road, Madhya Pradesh, India.

²Research Guide, Dept. of Electronics and Communication Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal Indore Road, Madhya Pradesh, India.

Received: 21.04.2020

Revised: 22.05.2020

Accepted: 19.06.2020

ABSTRACT: In the world of incorporated circuits, CMOS has lost its credential during scaling beyond 32nm. The fundamental drawbacks of utilizing CMOS transistors are high power consumption and high leakage current. Scaling causes serious Short Channel Effects which are hard to smother. As innovation is scaled down, the significance of leakage current and power analysis for VLSI design is expanding since short-channel effects cause an exponential increment in the leakage current and power dispersal. CNT-FET advances moderate these restrictions by giving a more grounded command over a slim silicon body. Tremendous advancement has been made to scale transistors to considerably smaller measurements to acquire exchanging transistors that are quick and lessen the general power consumption. Be that as it may, despite the fact that the gadget qualities are improved the issue of high dynamic leakage despite everything stays an issue. CNT-FET has become the most encouraging substitute to mass CMOS innovation in view of decreasing short channel impact and the closeness of the manufacture steps to the current standard CMOS innovation. CNT-FET device has a higher controllability, coming about moderately high on/off proportion. CNT-FET device can be utilized to expand execution by diminishing the leakage current and power scattering.

KEYWORD: CNT-FET, Interconnects, Transistors, VLSI.

© 2020 by Advance Scientific Research. This is an open-access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>) DOI: <http://dx.doi.org/10.31838/jcr.07.14.179>

I. INTRODUCTION

Fast advancement of carbon nanotube field-effect transistors has happened particularly after the main transistors were accounted for in 1998 by Dekker's gathering [2] and others [3]. Such gadgets utilized semiconducting silicon substrate (secured by a layer of SiO₂) as a back door and platinum (Pt) electrodes for the channel and source terminals. Carbon nanotubes were created by laser removal blend and scattered haphazardly in the oxidized Si-substrate with contacts for predefined electrodes, bringing about a vague number of contacts being spanned with CNTs. Thus, the utilization of compound fume statement of methane on designed substrate permitted then the execution of carbon nanotube development just in explicit catalyst islands. Thus, a portion of these catalyst metal islands are crossed over with CNTs.

As per the sorts of contact between source/channel metals and the semiconducting CNT, the CNTFETs can be classified as (a) Schottky Barrier CNT-FETs (SB-CNT-FETs), with a Schottky contact among metal and semiconducting CNT at source and channel locales, and (b) Repress Barrier CNT-FETs (RB-CNT-FETs), with either diminished Schottky barrier in the contact among metal and semiconducting CNT at source and channel districts (by utilizing certain methods which lessen the work at room temperature [3], for example, by the presentation of palladium (Pd) to atomic hydrogen) or with Ohmic contact among metal and semiconducting CNT at source and channel areas. Schottky Barrier CNT-FETs show huge barriers at the anode nanotube interfaces with a solid reliance on the tallness of these barriers.

II. CHARACTERISTICS OF CNTFET

The circuit good model of CNTFET has been effectively executed in Verilog. From the start the n-type and p-type CNTFETs are displayed and recreated in SPICE. The arrangement of I-V attributes of the two sorts of CNTFET is gotten for 1.2 nm distance across CNT with RS/D = 3.3k ω at room temperature (298K). So as to

exhibit the adaptability of this model, we utilized it to design fundamental rationale entryways. This CNTFETs conduct is fundamentally the same as the traditional MOSFET. The p-type qualities are gotten when the extremity entryway voltage is set to $-0.2V$ and the n-type attributes are acquired when the extremity door voltage is set to $+0.2V$. These CNTFETs are utilized to design circuits supplanting the conventional MOS transistors. To play out the recreation of these circuits we discretionarily chose to utilize a 900 mV power flexibly and assumed that the level band voltages are equivalent to $+450$ mV and -450 mV for n-type and p-type CNTFETs.

Types of CNTFET

Carbon Nanotube FETs (CNTFETs): The Carbon nanotube field-effect transistor (CNTFET) is one of the most encouraging possibilities for cutting edge hardware and sensors. The principal carbon nanotube field-effect transistors were accounted for in 1998. These were straightforward gadgets manufactured by storing single divider CNTs (blended by laser removal) from arrangement onto oxidized Si wafers which had been treated with gold or platinum electrodes. The electrodes filled in as source and channel, associated by means of the nanotube channel, and the doped Si substrate filled in as the entryway [8]. CNTFET so far can be arranged into Back-gated CNTFET's, Top-gated CNTFET's, Wraparound door CNTFET's, Suspended CNTFET's, Multi-Wall CNTFET, and Vertical CNTFET. One gadget created with CNTs that have been profoundly analyzed is the carbon nanotube field-effect transistor (CNTFET), which involved single-divider CNTs (SWCNTs) as the dynamic component between two metal source and channel contacts. Despite the fact that there are numerous focal points to the CNTFET, for example, size, high sub-edge slant, and low power consumption. There are two primary strategies for CNT creation: CVD Growth and CNT Solution Deposition.

Single-Wall CNTFETs There are a couple of kinds of engineering of Single-divider Carbon Nanotube FET - (SWNTFET): Back-gated CNTFET's, Top-gated CNTFET's, Wrap-around entryway CNTFET's, Suspended CNTFET's, Vertical CNTFET, Local-gated single-walled CNTFET. Single gadget engineering can't be reasonable for all applications. Hereinafter is an outline of single-divider nanotube gadgets relying upon their design. Multi-Wall CNTFET: The multiwall carbon nanotubes structure is intricate. So they are not concentrated in detail. Each multiwall carbon nanotube can be metal or semiconductor with various chirality.

VLSI Interconnects

Interconnects are slight directing ways used to build up the electrical connections between at least two than two hubs of the electrical circuit inside the Integrated Circuits (IC). Distinctive directing materials have been utilized as interconnects in ICs. In early days the aluminum was utilized as interconnect material yet because of its huge resistivity at miniaturized scale scaled innovation hubs, the copper was utilized as elective material for interconnects in IC design. As innovation is downsized to nanometer advances, the obstruction of copper interconnects expanded quickly because of its little mean free way (MFP). MFP of electrons is because of the consolidated effects of dissipating (grain limit and surface) and electro-relocation. Because of these impediments of copper as interconnect material at cutting edge innovations, the traditional copper material is supplanted by other new materials. As the innovation hubs are downsized, the thickness of the gadgets is expanding and long interconnect lengths are required to interface all the gadgets. In this manner, the exhibition of an IC is principally on premise of current conveying limit and parasitic, for example, obstruction, inductance and capacitance of the interconnect material. As innovation hubs are downsized, the gadget measurements and flexibly voltages of ICs are likewise downsized, the interconnect measurements are additionally required to be downsized to synchronized the measurements. With progression of innovation hubs, more capacities are to be fused in VLSI chips.

III. MATERIAL AND METHOD

Carbon nanotube field effect transistors (CNTFET) are promising nano-scaled gadgets to execute the superior, thick and low power circuits. A CNTFET referred to a FET that uses a solitary CNT or a variety of CNT's as the channel material rather than mass silicon in the conventional MOSFET structure.

CNTFETs are the FETs that use semiconducting CNTs as channel material between two metal electrodes that are go about as a source and channel contacts [8]. The activity idea of CNTFET is like that of conventional silicon gadgets. The center of a CNTFET is a carbon nanotube. CNTFET is the most encouraging exchange for MOSFET in light of the fact that the working rule and the gadget structure are like MOS gadgets and furthermore the chance of reusing the built up CMOS design setups. CNT has high current conveying capacity in

the request $10\mu\text{A}/\text{nm}$. This is a lot higher when contrasted with standard metal wires which could convey $10\text{nA}/\text{nm}$. CNTFETs can have just about a close ballistic vehicle trademark on the grounds that the mean free way for electrons in SWCNTs surpass near $1\ \mu\text{m}$. This will results higher speed gadget when contrasted with silicon MOSFETs. Carbon nanotubes are promising for the future Nano-gadgets because of their boss electrical, mechanical and warm properties. CNTFET has comparable structure like MOSFET with the exception of that the silicon channel is supplanted via carbon nanotubes. Upgrades, for example, directions and courses of action of the carbon nanotube have been continually being research on to have a superior final product.

CNTFET Transceiver Architecture: Transceivers guarantee fast for signal engendering through interconnect. It comprises of a transmitter, called driver, channel as interconnect and beneficiary. Transmitters are utilized to change over the computerized information into voltage or current signals and transmit it through the long interconnects. The transmitted signals through interconnect experience lessening. Beneficiaries, called sense intensifiers, detect and intensify the weakened sign in interconnect and locked it to the following stage.

CNTFET Interconnect Transmitter: The primary capacity of the sequential connection transmitter contains serialization of equal information and conveys either voltage or current of adequately enormous plentifulness. It gives impedance coordinating interconnecting impedance to limit the reflection at the close to end of interconnect. Serialization is finished by multiplexers. Multiplexers are executed with pseudo-NCNTFET to improve the speed of response. The chain of inverters is utilized as a pre-driver. The yield drivers are the voltage mode driver and ebb and flow mode, driver.

Voltage Mode CNTFET Transmitter: The voltage mode transmitter changes over the information into a voltage signal, transmitted to interconnect. It comprises of the multiplexer, pre-driver, and yield driver. The transmitter multiplexes equal information (D0-D3) and creates differential sequential information yield to drive the interconnect section. Pseudo NCNTFET based voltage mode multiplexer [6] requires just a single driver for all the sources of info. The yield relies upon the choice line and information. Pre-driver is utilized to change over full swing signals into restricted swing signal, therefore the yield delay lessens. At long last, the yield driver further lessens the sign swing and along these lines decreases power consumption. The supplement signal is created correspondingly by utilizing the supplemented information contributions to the yield.

Current Mode CNTFET Transmitter: In the present mode CNTFET transmitter, advanced information is changed over into the present sign which is transmitted through interconnect. It utilizes another on-chip flagging strategy that depends on the differential current-mode motioning to improve both postponement and power dispersal contrasted with voltage mode CNTFET transmitter. This proposed technique can be utilized for highlight point just as N-to-1 associations. It doesn't require any pre-driver and driver like in voltage mode transmitter; consequently it lightens the territory and defers overhead in voltage mode transmitters for signal engendering. In this circuit, the transmitter produces the differential current at the yield. The present mode transmitter contains two current sources (PCN1, PCN2) and control doors. Signal TEN (Transmit Enable) controls the transmitter activity and empowers the transmitter to charge and release interconnects. At the point when TEN is HIGH, one of the PCNTFET in the transmitter is dynamic relies upon DIN and transmits the present sign through interconnect.

CNTFET Interconnect Receiver: The advanced information is recouped from the engendered voltage waveform by two activities: testing the information waveform at the right moment and decide the computerized estimation of the inspected voltage. The sign is transmitted from transmitter to receiver through interconnect. Interconnect is ended with an end resistor (R) at the less than the desirable end to evade reflection. Voltage across R goes about as a contribution for the receiver. Sense speakers are utilized as receivers [6]. At first, sense intensifiers were utilized in recollections to recognize bitline voltages though in interconnects, it is utilized to get signal from it. They are grouped into voltage mode sense speaker receiver and current mode sense enhancer receiver relying upon the kind of information variable it have. Both voltage and current mode receivers are executed with MOSFET for copper interconnect.

Voltage Mode CNTFET Receiver: Differential intensifier front end is utilized to get the constricted sign from interconnect and convert it into a legitimate voltage levels at the yield by recovery activity of cross-coupled inverters. Transistors M1-M2 structure the differential information stage. Transistors M3-M6 structure the cross-coupled inverter. M7 and M8 are the pre-charge transistors, used to pre-charge the yield to VDD. M10 is a leveling transistor which is utilized to diminish the opening time of sense intensifier. The gap time is the base time taken by the circuit to test the contribution to create right yield. When CLK is low, yields are pre-charged to high voltage level. It doesn't influence by input. When CLK is high, inputs begin to impact the yield. At first, both the yields are attempted to release yet one of the yields is quicker than different relies on the information.

Current Mode CNTFET Receiver: Common door setup has low info impedance, which limits the charging and releasing occasions of the capacitance at the information hub of sense intensifier which thus prompts less postponement. This low information impedance goes about as the end resistor in the transmission line model of interconnects. Transistors M1 and M2 structure the low impedance front end-stage. Transistors M3-M6 structures the cross-coupled inverter pair. M7 and M8, M9 and M10 are pre-charge and detachment transistors. Segregation transistors are utilized to disconnect the contributions from the detecting hubs of cross coupled inverters during the falling edge of the clock.

IV. RESULT

Simulations are carried out 32nm technology by utilizing Synopsys HSPICE and Avianwaves waveform viewer. The CNT interconnect is demonstrated as RLC comparable circuit in HSPICE. The transmitter and receiver circuits are actualized with the Stanford CNTFET model and BSIM4 model for MOSFET in 32nm innovation. The yield waveforms of voltage and current mode CNTFET transmitters acquired through simulation have appeared in figure 1a, and b shows that yield waveform of voltage mode transmitter, where D0 to D3 are input data signals. Out1 and Out2 are valid and supplement yield signals. The normal power and delay are estimated from HSPICE simulation are 480.2μW and 32.2pS.




Figure 1: Output Waveforms of CNTFET Transmitter (a) Voltage Mode (b) Current Mode

CNTFET Receiver: The response time plot of voltage mode and current mode receivers are appeared in Figure. 2 (an) and (b). Figure. 2a, shows the clock (CLK), contribution to, (VINB) and yield (OUT, OUTB) voltage waveforms of voltage mode sense speakers. Figure 2b shows the clock (CLK), input currents (Iin, Iinb) and yield (OUT, OUTB) voltage waveforms of current mode sense intensifier. From time reaction plots, the reaction time of voltage mode receiver is 3.1ps to create differential yield and CNCISA produce the reactions 1.5ps separately. Current detecting receivers set aside less effort to react to its data sources contrasted with voltage detecting since it has just two transistors in the assessment way and has two release ways to ground.




Figure 2: Transient Response Time Waveforms of Interconnect Receiver. (a) Voltage Mode (b) Current Mode

V. CONCLUSION

The design of the CNTFET put together handset has proposed for with respect to chip CNT interconnect. CNTFET based transmitter and receiver shows magnificent speed and power execution contrasted with MOSFET based handset. Copper interconnect with current-mode signaling scatters more power contrasted with voltage-mode though CNT with current mode disperses exceptionally less power in transistor just as in interconnect as a result of its high current conveying ability, ballistic vehicle property, and remote Joule warming effect. Consequently, it is presumed that current mode CNT can be utilized as interconnect and transistor in future IC to accomplish Thz speed with low power dissipation.

VI. REFERENCES

- [1] Srivastava, Y. Xu, and R. Soundararajan, "Energy recovery techniques for CNT-FET circuits," *Proc. International Symposium on Electronic System Design (ISED)*, Bhubaneswar, India, December 20-22, 2010.
- [2] Srivastava, Y. Xu, Y. Liu, A.K. Sharma, and C. Mayberry, "CMOS LC voltage-controlled oscillator design using multiwalled carbon nanotube wire inductor," *Proc. IEEE International Symposium on Electronic System Design (ISED)*, Bhubaneswar, India, December 20-22, 2010.
- [3] J.S. Kilby, "Turning potential into realities: The invention of the Integrated Circuits," Texas Instruments Incorporated, USA, pp. 574- 485, 2000.
- [4] J. Putaala, "Reliability and Prognostic monitoring methods of Electronics Interconnections in Advanced SMD Applications," Ph.D. dissertation, Faculty of Information Technology and Electrical engineering, Department of Electrical Engineering, University of Oulu Graduate School, University of Oulu, 2015.
- [5] M.A. Elgamel, K.S. Tharmalingam, and M.A. Bayoumi, "Crosstalk noise analysis in ultra-deep submicrometer technologies," VLSI, 2003. *Proceedings. IEEE Computer Society Annual Symposium*, pp. 189-192, 2003.
- [6] B.K. Kaushik, S. Sarkar, R.P. Agarwal, and R.C. Joshi "Crosstalk noise generated by parasitic inductances in System-on-Chip VLSI interconnects" *HAIT Journal of Science and Engineering B*, vol. x, pp. 1-17, 2007.
- [7] N. Srivastava, and K. Banerjee, "Performance analysis of carbon nanotube interconnects for VLSI applications," *IEEE/ACM International Conference on Computer-Aided Design*, pp. 383-390, 2005.
- [8] X. Ma and, G.R. Arce, "Generalized Inverse Lithography Methods for Phase-Shifting Mask Design," *Optics Express*, vol. 15, pp. 15066- 15079, 2007.
- [9] S. Abdalla, F.A. Marzouki, A. Ahmed, A. Ghamdi, and A.A. Daiem, "Different Technical Applications of Carbon Nanotubes," *Nanoscale Research Letters*, vol. 10, pp. 1-10, 2015.
- [10] S. Mishra, D. Mishra, and R.P. Agarwal "Pragmatic Analysis of CNT Interconnects for Nanometer Regime," *International Journal of Engineering Trends and Technology*, vol. 28, pp. 432-435, 2015.
- [11] A.K. Goel, "Preliminary Concepts and More," *High-Speed VLSI Interconnections*, Wiley-Interscience; *IEEE Press*, ch. 1, sec. 1.1, p.2, 2007.
- [12] A.K. Goel, "Nanotube and other interconnects for nanotechnology circuits," *IEEE Canadian Conference on Electrical and Computer Engineering*, p. 189, 2008.
- [13] Naeem M.S. Hannon, V. Vijayakumar, K. Vengatesan, and Nabil Hidayat, "Stability Assessment on Doubly Fed Induction Generator (DFIG) Wind Turbine Micro Grid Power System ", *J. Comput. Theor. Nanosci.* 16, 778–785 (2019).