ISSN- 2394-5125

VOL 7, ISSUE 15, 2020

BIST ARCHITECTURE FOR SECURE TESTING VLSI CIRCUITS FOR SECURITY

A. Ranga Rao¹, Dr.R. Praveena²

¹Research Scholar, Dept. of Electronics and Communications Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal-Indore Road, Madhya Pradesh, India.
²Research Guide, Dept. of Electronics and Communications Engineering, Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal Indore Road, Madhya Pradesh, India.

Received: 21.04.2020

Revised: 22.05.2020

Accepted: 19.06.2020

ABSTRACT: Testing assumes an indispensable job in each circuit plan. It is imperative to complete testing in a productive way. In customary strategies, test vectors were produced disconnected and put away in ROM. So clearly this required huge ROM and furthermore affected in the expense of producing the test design. Worked In Individual test (BIST) procedures establish an appealing and handy answer for the troublesome issue of testing VLSI circuits and frameworks. Thus, for this reason, BIST strategy is utilized to make sense of the flaw while the circuit is working without really driving the circuit to go disconnected. In this work, a proposition for another info vector checking simultaneous BIST system for CAM is displayed which is demonstrated to be fundamentally more effective than the information vector observing methods proposed to date as for Simultaneous Test Dormancy and equipment overhead exchange - off, for low estimations of the equipment overhead. VLSI testing is a handy prerequisite, however except if appropriate consideration is taken, highlights that upgrade testability can decrease framework security. Information privacy and licensed innovation assurance can be broken through testing security breaks.

KEYWORDS: Built-in-self test, Active test set generator and Comparator circuit, Large, Integrated circuits.

© 2020 by Advance Scientific Research. This is an open-access article under the CC BY license (http://creativecommons.org/licenses/by/4.0/) DOI: <u>http://dx.doi.org/10.31838/jcr.07.14.181</u>

I. INTRODUCTION

Testing of VLSI circuits use BIST techniques, which are arranged into disconnected and online method of testing? In online mode the circuit works in equal and to make testing process quicker than the output based testing technique. BIST technique gives high issue inclusion. TG is a test design generator circuit which is intended to create arbitrary test examples to test blames in incorporated circuits and test designs are moved to MUX with the assistance of choice line the MUX passes the info vector to the circuit under test (CUT) and AGC is a functioning test set generator and comparator circuit at the same time breezes through the dynamic assessment set to reaction verifier (RV) and CUT additionally passes the yield reaction to the reaction verifier which looks at both the vectors and on the off chance that both the vectors coordinate, at that point it demonstrates that hit of vector happens on the off chance that not, at that point the IC is a broken one.

Integrated circuit testing has developed as of late as another security issue. Without a doubt, while testability requires discernibleness and controllability of inward states, security regularly requires the inverse. It has been indicated that secret information and protected innovation can be endangered by standard design for test (DfT) techniques. The perceptibility gave by test structures can be utilized by an assailant to look at the information being handled by the chip. Also, the test structures can spill data about the chip design. In an assailant's hands, the controllability gave by test structures can be utilized for embeddings vindictive information into a framework, bypassing approval that is done at the edge, or compelling the framework into an unreliable state.

The utilization of BIST circuits and other inserted instruments is becoming progressively predominant as gadgets become bigger, quicker, and increasingly intricate. These instruments can increase the gadget's test inclusion, decline test and troubleshoot time, and give connection between's the framework and ATE situations. Instances of a portion of these instruments are rationale BIST, memory BIST (for both internal and outer memory), bit-mistake rate testing for serializer/deserializer (SerDes), power the board and clock control rationale, and sweep register dump capacities. With the approach of VLSI, the intricacy of computerized circuits has been increasing at an

ISSN- 2394-5125

VOL 7, ISSUE 15, 2020

exponential rate. Increased circuit intricacy likewise confuses the testing issue. To ease testing, two new disciplines have raised specifically, Design for Testability (DFT) and Built-In Self Test (BIST).

VLSI circuits are tested by applying test examples to the circuit under test (CUT) and comparing the reaction of the circuit to the great circuit reaction, which is obtained by recreation. Design for testability (DFT) techniques are utilized to improve the controllability (the capacity to set the hub at a certain worth) and the discernibleness (the capacity to proliferate the estimation of a hub to a recognizable yield) of internal hubs in advanced circuits. Among the broadly utilized DFT techniques are check way techniques. In filter way techniques, the circuit is designed to have two methods of activity, in particular, a typical utilitarian mode and a test mode. In the test mode, the bistables (the memory components in the circuit) are interconnected into a move register. In test mode, it is conceivable to move a self-assertive test design in the bistables.

Testability is additionally critical for the security of an IC, since a defect that is undetected during the testing procedure could prompt an exploitable security blemish in the field. Designers must defy another test: how to accomplish high test quality without lowering the security of the circuit. At a first look, apparently the built-in self-test (BIST) technique is the best contender for reducing the security chance related with testability. BIST uncovered a confined interface to the tester. The BIST routine is begun, it finishes, and the tester gathers the outcomes. Specially appointed techniques have been proposed for crypto processors, taking bit of leeway of cryptographic properties to proficiently actualize BIST techniques. All things considered, BIST despite everything has a few disadvantages regarding equipment overhead, deficiency finding, and even security. Thusly, the sweep way technique is still vigorously utilized by the test network. Securing the sweep technique has been an interesting issue as of late in industry and in the scholarly world.

II. LITERATURE REVIEW

Miruthubashini. S, Venkatesan. K, Kirubakaran. T (2015), to perform testing during ordinary activity of the circuit, without forcing the circuit to go offline is simultaneous BIST testing. Built-In Self Test (BIST) techniques establish an appealing and down to earth arrangement, to take care of the issue of testing VLSI circuits and frameworks. In this paper, we perform input vector monitoring BIST conspire, by monitoring a lot of vectors called windows during its typical activity and the testing of the circuit is likewise carried on alongside its ordinary activity of the circuit.

C. Catherine Reni, C. Naveen Arockia Raj, M. SivaKumar (2016), VLSI circuits are tested using BIST technique which maintains a strategic distance from the necessity of outside testing hardware. This strategy accomplishes synchronous testing of the circuits under online mode. The point of proposed venture is to design the rationale module with SRAM cells to store input test vectors and to lessen the switching movement with diminished testing time and simultaneous test inertness. The proposed plan is reasonable for a wide range of IC's.

Kirubakaran.T, Pranesh.S.R, Ragul.K, Rubashree.A, Sajeesh.V (2017), Testing plays a vital job in each circuit design. It is essential to complete testing in an effective way. In customary techniques, test vectors were produced disconnected and put away in ROM. So clearly this required huge ROM and furthermore affected in the expense of generating the test design. Built-In Self Test (BIST) techniques establish an alluring and commonsense answer for the troublesome issue of testing VLSI circuits and frameworks. Along these lines, for this reason, BIST technique is utilized to make sense of the flaw while the circuit is functioning without really forcing the circuit to go offline.

Manish J Patel, Nehal Parmar, Vishwas Chaudhari (2012), Built-in self-test for logic circuits or logic BIST, is a successful answer for the test cost, test quality, and test reuse issues. Logic BIST executes most ATE capacities on chip with the goal that the test cost can be decreased through less test time, less tester memory prerequisite, or a less expensive tester. Logic BIST applies an enormous number of test designs with the goal that more deformities, either displayed or un-demonstrated, can be distinguished. Also, logic BIST makes it simple to direct the at-speed test for detecting timing-related imperfections. Moreover, a BISTedcore makes SoC testing simpler. A large portion of logic BIST plans depend on the STUMPS structure, which applies arbitrary examples produced by a PRPG to a full-filter circuit in equal and packs the reactions into a mark with a MISR. This mark is contrasted with Brilliant mark with check test pass/bomb information and deformity or not.

S. Asvini, Mrs.C. Nirmala (2015), despite the fact that a circuit is designed blunder free, fabricated circuits may not work effectively. Since the manufacturing procedure isn't great, a few imperfections, for example, short circuits, open-circuits, open interconnections, pin shorts, and so forth. Might be introduced Points out that the expense of detecting a flawed part increases multiple times at each progression between prepackage segment test and framework guarantee fix. It is imperative to distinguish a broken segment as from the get-go in the

ISSN- 2394-5125

VOL 7, ISSUE 15, 2020

manufacturing procedure as could reasonably be expected. In this manner, testing has become a significant part of any VLSI manufacturing framework. Two main issues identified with test and security domain is examined based assaults and abuse of JTAG interface. Design for testability presents powerful and opportune testing of VLSI circuits. The undertaking is to test the circuits after design and afterward diminish the zone, force, postponement and security of abuse. BIST engineering is utilized to test the circuits successfully contrasted with examine based testing. In built-in self test (BIST), on-chip circuitry is added to create test vectors or break down yield reactions or both.

III.RESEARCH METHODOLOGY

VLSI Testing

Despite the fact that a circuit is designed without error, produced circuits may not work effectively. Since the manufacturing procedure isn't great, a few imperfections, for example, short circuits, open-circuits, open interconnections, pin shorts, and so on. Might be introduced. Points out that the expense of detecting a broken part increases multiple times at each progression between prepackage segment test and framework guarantee fix. It is essential to recognize a flawed part as from the get-go in the manufacturing procedure as could be expected under the circumstances. Accordingly, testing has become a significant part of any VLSI manufacturing framework.

The testing of computerized logic involves the use of the proper improvements to a Device Under-Test (DUT) and the correlation of the resulting reaction to the normal one. Manufacturing absconds will in general modify the circuit conduct and, hence, when the reaction of a DUT doesn't coordinate the normal reaction, it is viewed as defective. For computerized circuits, the upgrades are successions of logic levels 0 and 1, called test examples or vector that are applied to the inputs of the circuit. Test design age is an unpredictable procedure with three main viewpoints: the expense of test age, the expense of test application and the nature of test.

Anyway, how would we test a chip? We apply a grouping of input designs at the essential inputs of the chip and record the corresponding yield reactions at the essential yields. These recorded yield reactions are contrasted and the predetermined reactions likewise called brilliant reactions. The brilliant reactions are produced through circuit reproduction. The input example which creates a wrong yield reaction in the event that there is flaw present in the circuit is known as a test design and the corresponding reaction a test reaction. The test examples and test reactions together are called test information. On the off chance that the recorded test reactions coordinate with the brilliant reactions (reproduced right reactions) that imply the manufactured circuit or chip is right else the chip is hailed as broken. The essential test principle is portrayed in Figure 1.



Figure 1: Basic VLSI Test Principle

BIST architecture



Figure 2: Block Diagram of BIST Architecture

ISSN- 2394-5125

VOL 7, ISSUE 15, 2020

Test design age produces test designs with the assistance of 2:1 MUX and LFSR. It acknowledges two inputs and creates one yield to circuit under test. Circuit under test produces yield to test reaction examination before that any deficiency is distinguished it is simply nourished go into the BIST control unit and go about as an input circuit until test end signal is applied. Test reaction examination delivers great/shortcoming free yield.

Advantages

- Reduces testing time.
- Test application time and total energy dissipation during test are improved.
- It reduces delay & power.

Problem of VLSI testing

- Need for a cost-efficient testing
- Long test-pattern generation and test application times
- Prohibitive amounts of test data must be stored in the ATE
- Chip/Board Area Cost vs. Tester Cost
- Diagnosis and repair time
- Maintenance test requires the presence of an expensive ATE at the site of the failing system with significant cost
- At-speed testing using External ATE
- There is a lack of skilled test engineers
- Reduces testing and maintenance cost
- Reduces cost of automatic test pattern generation (ATPG).
- Reduces storage and maintenance of test patterns.
- Can test many units in parallel.
- Takes shorter test application times.
- can test at functional system speed

BIST component and operation

LFSR (Linear Feedback Shift Register)

Data delivered by a LFSR depend on what is alluded to as its trademark condition, which is defined by the manner in which its criticism is framed. The Linear Criticism Move Register, one of the main pieces of BIST is a timed synchronous move register increased with fitting input System and receiving Seed worth and Polynomial as an input. The main sign important to create the test designs is the clock. The irregular numbers produced are utilized to recognize the physical blames in the IC. It is a successive move register with combinational logic and it pseudo haphazardly go through an arrangement of binary qualities. Input around a LFSR's work day register originates from a Polynomial in the register chain and establishes XORing these taps to give tap(s) once more into the register.

A parameter based Generalized LFSR has been designed for this project. . It is because in this programmable LFSR when we give the size as input, it generates random patterns of that particular size.

BIST controller

BIST controller is the most significant piece of the BIST framework which coordinates the activities of various squares of the BIST. In light of the test mode input to the controller, the framework either works in the ordinary mode or in the test mode. At the point when the TM is 1, the framework enters the test mode, it gives empower sign to the LFSR which creates the examples which are nourished as inputs to the DUT and afterward it gives empower sign to MISR for the pressure of examples from the DUT.

It is the controller which chooses for what number of cycles the empower should be made 1 dependent on the length of the sweep chains which is Move Size and the input-yield size of the DUT. The BIST controller that we designed follows the STUMPS engineering and has a state machine that controls the BIST session. The states that were expected in the state machine are: RESET, GenData, Move Data, Ordinary Mode, Gen Signature, and Exit. The controller really applies the test. This comprises of loading the sweep chains with data, handling the output empower pin for data catch, move empower for Shifting data into examine chain and afterward unloading the output chains.

ISSN- 2394-5125

VOL 7, ISSUE 15, 2020



BIST Controller

Security enhancement of DFT techniques

As we exhibited in Segment IV, most DFT techniques are created under the constraints of increased controllability and perceptibility, while security has for quite some time been discarded in the DFT domain. In request to increase circuit security, yet still protect testability, we built up another design-for-security (DFS) technique with the objective of improving the security of DFT techniques so that DFT upgraded circuits can in any case pass security evaluation. Being our first DFS show, we built up an output chain reshuffling strategy through which the inserted sweep chain won't upset the internal data stream, leaving the internal mystery status intact. To help our work in filter chain reshuffling, a protected output chain age/insertion device is created which takes the blended netlist and the settled circuit mystery status as inputs and produces a safe sweep chain improved netlist. Extra parameters may likewise be defined to choose the measure of inserted examine chains. The key thought behind the proposed output chain reshuffling strategy is to safeguard the data affectability ordering within the objective circuit. Rules are defined to guarantee data can just spill out of registers of low affectability levels to registers of high affectability levels in any built sweep chains.

In this way, the inserted sweep chain will increase circuit testability without imposing spillage ways to the essential yields. That is, the point at which we insert DFT filter chain into the incorporated net rundown, we include increasingly internal ways through which internal signs, including those carrying touchy information, can spread over the entire circuit. We at that point need to reshuffle the request for the output chain associations with the goal that significant level touchy data won't contaminate low level delicate data through the sweep chains.

IV.CONCLUSION

The generally acknowledged DFT techniques in IC testing region additionally introduce security concerns. In request to assess the security of inserted DFT structures at the beginning period of design stream, a formal DFT techniques trustworthiness appraisal strategy has been proposed. Using an AES encryption center as the testing stage, we officially assessed the trustworthiness of DFT techniques, including DFT examine chains and BIST structures, with the outcomes showing that the insertion of output chain and some BIST structures will insert security vulnerabilities to the objective design. To safeguard the testability of the DFT techniques and guarantee no spillage ways to essential yields would be forced, a design-for-security (DFS) strategy dependent on filter chain reshuffling was created to adjust the testability and security of integrated circuits.

V. REFERENCES

- [1] M. Padma(2015), "DESIGN AND TEST OF CONCURRENT BIST ARCHITECTURE", M. Padma et al, *International Journal of Computer Science and Mobile Computing*, Vol.4 Issue.7, July- 2015, pg. 21-26.
- S. Asvini, Mrs.C.Nirmala (2015), "Design for Testability in Timely Testing of Vlsi Circuits", *Journal of Engineering Research and Applications*, ISSN: 2248-9622, Vol. 5, Issue 3, (Part -2) March 2015, pp.10-13.
- [3] Ioannis, CostasEfstathiou "Concurrent self test with partially specified patterns for low test latency and overhead," *IEEE Transaction on very large Scale integration system*, vol. 22, no.7, July 2014.

ISSN- 2394-5125

VOL 7, ISSUE 15, 2020

- [4] M. A. Kochte, C. Zoellin, and H.-J.Wunderlich, "Concurrent self-test with partially specified patterns for low test latency and overhead," *in Proc. 14th Eur. Test Symp.*, pp.53-58,May 2009.
- [5] Pomeranz and S.M. Reddy, "Static test data volume reduction using complementation or modulo-M addition," *IEEE Trans. VLSI*, vol. 19, no. 6, pp. 1108- 1112, June 2011.
- [6] M. Doulcier, M. L. Flottes, and B. Rouzeyre, "AES-based BIST: Selftest, test pattern generation and signature analysis," *in Electronic Design, Test and Applications, DELTA 2008. 4th IEEE International Symposium on, 2008*, pp. 314–321.
- [7] X. Wen, Y. Nishida, K. Miyase, S. Kajihara, P. Girard, M. Tehranipoor, and L.-T. Wang, "On pinpoint capture power management in at-speed scan test generation," *in Proceedings of International Test Conference (ITC'2012)*, pp. 1–10, 2012.
- [8] Voyiatzis, T. Haniotakis, C. Efstathiou and H. Antonopoulou, "A concurrent BIST architecture based on monitoring square windows," *in Proc.5th Int. Conf. DTIS*, Mar. 2010, pp 1–6.
- [9] R. Nara, N. Togawa, M. Yanagisawa, and T. Ohtsuki, "Scan-based attack against elliptic curve cryptosystems," *in Proc. 15th ASPDAC*, Jan. 2010, pp. 407_412.
- [10] K. Rosenfeld and R. Karri, "Security-Aware SoC Test Access Mechanisms" *IEEE VLSI Test Symposium*, to appear in proceedings, May 2011.
- [11] Naeem M. S. Hannoon, V. Vijayakumar, K. Vengatesan, and Nabil Hidayat, "Small Signal Fault Analysis for Renewable Energy (Wind) Power System Distributed Generation by Using MATLAB Software (Simulink)" J. Comput. Theor. Nanosci. 16, 537–543 (2019).
- [12] Naeem M. S. Hannoon, V. Vijayakumar, K. Vengatesan, and Nabil Hidayat, "Stability Assessment on Doubly Fed Induction Generator (DFIG) Wind Turbine Micro Grid Power System ", J. Comput. Theor. Nanosci. 16, 778–785 (2019).