

FAULT DIAGNOSIS IMPROVEMENTS IN NETWORK ON CHIP USING PATH TRACKING

Sandeep Kumar Vasa¹, Dr. P. Karpagavalli²

¹Research Scholar, Dept. of Electronics and Communications Engineering,
Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal-Indore Road, Madhya Pradesh,
India

²Research Guide, Dept. of Electronics and Communications Engineering,
Sri Satya Sai University of Technology & Medical Sciences, Sehore, Bhopal Indore Road, Madhya Pradesh,
India

Received: 14 March 2020 Revised and Accepted: 8 July 2020

ABSTRACT: The plan of Networks-on-Chip pursues the Open Systems Interconnection (OSI) reference model. The OSI model characterizes carefully isolated network abstraction layers and indicates their functionality. Each layer has layer-explicit information about the network that can be only gotten to by the methods of the layer. The objective of this paper is the investigation of cross-layer plan for fault diagnosis and fault resistance in Networks-on-Chip. For fault diagnosis a plan is suggested that permits the interaction of convention based diagnosis of the transport layer with functional diagnosis of the network layer and auxiliary diagnosis of the physical layer by trading indicative information. The techniques utilize this information for upgrading their own diagnosis process. For convention put together diagnosis with respect to the transport layer, a diagnosis convention is suggested that can find faulty links, switches, and crossbar connections.


I. INTRODUCTION

In the on-chip In connection the coming of profound sub-micron innovation has exacerbated unwavering quality issues specifically, single occasion upsets, for example, delicate errors, and hard faults are quickly turning into a power to be reckoned with. This spiraling pattern features the significance of point by point analysis of these dependability risks and the incorporation of far reaching protection measures into all Network-on-Chip (NoC) structures. To create transient Failures on the unwavering quality of on chip Interconnection the Network On Chip Routing Algorithm has presented counter measures either avoid or recoup from them. In such manner, there are various schemes to cure different sorts of delicate error symptoms, while keeping region and power overhead at least. There are various solutions are architected to completely misuse the accessible foundations in a NoC and empower flexible reuse of significant assets. The adequacy of the proposed techniques has been approved utilizing a cycle-exact test system.

The Different Packets dependent on Network which are interconnected together, known as Network on-Chip (NoC) models, are progressively embraced in System-on-Chip (SoC) structures, which bolster various homogeneous and heterogeneous functional modules. Decreased element sizes into the nano scale system, along with expanding transistor densities, have changed the on-chip interconnect into an integral factor in gathering the presentation and power consumption spending plans of the structure. At Present an assortment of interconnection schemes are utilized which incorporates crossbars, rings, transports, and NoC's. Of these, the last two have been prevailing in the examination network. Notwithstanding, the various connections of Router experience the ill effects of poor adaptability; as the quantity of processing components builds, execution debases significantly. Thus, they are not considered suitable for frameworks which is more than around 10 hubs To defeat the downside, attention has stretched out towards Network On Chip. On-chip networks are limited, much like large scale networks, and are viewed as the essential data to shape the network foundation of future SoCs. NoCs, in any case, they are a few plan difficulties which build up from their intrinsically stringent asset constraints; to be specific, region and power limitations. These limitations manage the decision of Adaptive routing algorithms and conventions, just as the structural implementation.

Fault Diagnosis Methods

Various instruments and methodologies have been produced for diagnosing the faults in induction motor. Various methodologies have turned out with amazing outcomes. Be that as it may, there perseveres a colossal hole for further improvement and upgrade. This exploration ponders a couple of the basic techniques and it has been discovered that the sign processing based methodology can be the ideal one that could meet all the related prerequisites for various faults analysis and diagnosis all the while. Some significant methodologies being



h.

Figure 1. Survey on fault-diagnosis methods

In various applications, the wavelet transform has set up itself as a vigorous apparatus for managing certain non-stationary signals, for example, vibration signal waveforms. The methodology encourages exact and proficient interpretation for the signals of time area just as frequency space at the same time, with the objective to investigate every one of the components, for example, neighborhood, transient or irregular. Truth be told, the wavelet transform may be one of two sorts, discrete or continuous sort. The wavelet transform of continuous kind uncovers progressively huge information of a signal when contrasted with discrete wavelet transform yet lamentably, it groups higher computation time when contrasted with the discrete. On the other hand, for most of applications and particularly in modern applications the signal processing is required with a lot higher proficiency and processing pace.

II. PROPOSED METHODOLOGY

In this paper, we propose a fault diagnosis technique utilizing path following. Accept the Network on Chip bolsters YX and XY steering on the test mode, the fault diagnosis technique contains the accompanying advances:

The matching algorithm is proposed to find Network on Chip faults with the fault dictionary and the bundle set gathered from the nodes.

The nodes on the diagonal endpoints send and get packets from one another to cover the entirety of the Network on Chip faults.

The fault dictionary is built up through preorder traversal paths among those nodes.

Generation of Path

Under the XY and YX algorithm, if the nodes on the diagonal endpoints send and get packets from one another, the path information can cover the entirety of the Network on Chip faults. To begin with, the processor on the left-base corner is set as a test get to (TA1) and sent packets to the processor on the right-top corner. Simultaneously, the right-top processor is another test get to (TA2) and it sends packets to TA1. Second, the XY and YX steering is accessible on the test mode. Once a switch gets a parcel, it copies the bundle and conveys two packets as indicated by the XY and YX algorithm independently, as appeared in the blue line and red line of Figure. 1(a). Then, if a switch moves a bundle on the test mode, it likewise stores the bounce direction onto the payload of the parcel. At the point when the parcel lands at its destination, the jump directions is its path. In particular, the numbers 1, 2, 3, and 4 speaks to the direction E, N, W, and S separately. In the event that the parcel is moved toward the north port, the number 2 is embedded into its payload. Be that as it may, if the bundle is sent to the nearby port, no additional number is embedded as it lands at the destination. Third, TA1 and TA2 gathers the entirety of the got packets, extricates the paths from their payload, and lastly sends these paths to the processor for fault diagnosis.




Figure 1a. Path set of fault free Network on Chip




Figure 1b. Path set of Network on Chip with fault SS or SW on S(1,1)

Fault dictionary Establishment

The fault dictionary is built up through preorder traversal the paths from TA1 and TA2 for each fault. The switch copies each approaching bundle and conveys them dependent on XY algorithm and YX algorithm, and this procedure can be displayed as a double tree. In particular, the path set of each fault is demonstrated as a paired tree, where the beginning node (TA1 or TA2) is its root, the packets dependent on the XY algorithm and the packets dependent on the YX algorithm are its left sub-tree and right sub-tree. Its sub-trees are produced similarly. For instance, when the S(1,1) switch has a stuck-at south fault (SS) on a 3*3 work NoC and TA1 is the beginning node in Fig.1(b), the double tree in Fig.2 presents the path set got at TA2. To start with, TA1 sends a bundle out from its east port (hop=1) as indicated by the XY algorithm and lands at the S(0,1) switch. Second, the S(0,1) switch needs to copy the approaching parcel and convey two packets out from its north and east ports. In particular, the parcel of the north port will be sent to the S(1,1) switch, however that switch has SS faults, and the approaching bundle is conveyed from its south port. It implies the bundle returns back to the S(0,1) switch, and this parcel is evacuated as its path length surpasses the Manhattan good ways from TA1 to TA2. Third, the bundle of the east port lands at the S(0,2) switch. The switch is at the most eastern line, so both of packets

dependent on XY and YX algorithm are conveyed from its north port, lastly to the S(1,2) switch. Being like S(0,2), S(1,2) conveys 4 packets to the S(2,2), and afterward TA2 acquires 4 accessible paths of the left sub-tree. Forward, the generation of the correct sub-tree is the equivalent. At last, the paired tree of the path set is acquired, where every path from the root node to a leaf node is one parcel path. There are 8 paths, and that is the dictionary passage for the SS fault on the S(1,1) switch.




Figure 2 Path set binary tree

In Figure.3, a preorder traversal algorithm is proposed to create the dictionary section for each fault, which contains two significant parts. In the initial segment, a parallel tree is made for the path set of the given fault or the fault free Network on Chip. Accept TA1 is the beginning node, the correct sub-figure of Fig. 3 shows that function Create Tree (TA1, F). To begin with, if the root is the accepting node or it isn't inside Network on Chip, the function is wound up; or something bad might happen, the function enters to the following stage. Second, the function check if the node has the given fault. Assuming no, the function ascertains the following P1 concurring XY algorithm, sets P1 as the base of the left sub-tree, and afterward recursively calls the function Create Tree (P1, F). Afterward, the function makes the correct sub-tree with the function Create Tree (P2, F). Or something bad might happen, the function will ascertain the following node P as indicated by the fault. At that point, it checks if sending parcel to P diminishes the Manhattan separation to the getting node. On the off chance that Yes, it produces two sub-tree with Create Tree (P, F); or else the approaching packets on this node are evacuated away as its last path length would surpass the Manhattan separation somewhere in the range of TA1 and TA2. At long last, the parallel is acquired after recursive return.

In the second part, the preorder traversal algorithm (pre-order(root)) is utilized to extricate the entirety of the paths in the tree. To begin with, if the root is NULL, the function lands at the leaf node now, and it stores the path in the stack and pops the leaf node; or there will be consequences, it pushes the root into the stack and enters to the subsequent stage. Second, it checks if the left offspring of the node is NULL. Assuming no, it recursively calls the function pre-order(left) and ventures to every part of the left sub-tree. Third, it checks if the correct kid is NULL. Assuming no, it calls the function pre-order(right) for the correct sub-tree. At long last, the algorithm yields the path set of the given fault F.




Figure 3. Preorder Traversal for Path Generation

With the above algorithm, the fault dictionary can be produced naturally. As appeared in Table I, the path set for the given fault is not quite the same as that of the sans fault NoC, so path following is doable to test these faults.

Table 1. TA1 to TA2 Fault Dictionary

Fault		Path Set
Fault free		1122, 1122, 1122, 1122, 1212, 1212, 1221, 1221 2112, 2112, 2121, 2121, 2211, 2211, 2211, 2211
S (1,1)	SE	1122, 1122, 1122, 1122, 1212, 1212, 1212, 1212 2112, 2112, 2112, 2112 , 2211, 2211, 2211, 2211
	SN	1122, 1122, 1122, 1122, 1221, 1221 , 1221, 1221 2121, 2121 , 2121, 2121, 2211, 2211, 2211, 2211
	SW	1122, 1122, 1122, 1122, 2211, 2211, 2211, 2211
	SS	1122, 1122, 1122, 1122, 2211, 2211, 2211, 2211
	SP	1122, 1122, 1122, 1122, 2211, 2211, 2211, 2211
.....

Table 2. TA2 to TA1 Fault Dictionary

Fault		Path Set
Fault free		3344, 3344, 3344, 3344, 3434, 3434, 3443, 3443 4334, 4334, 4343, 4343, 4433, 4433, 4433, 4433
S (1,1)	SW	3344, 3344, 3344, 3344, 3434, 3434, 3434, 3434 4334, 4334, 4334, 4334 , 4433, 4433, 4433, 4433
	SS	3344, 3344, 3344, 3344, 3443, 3443 , 3443, 3443 4343, 4343 , 4343, 4343, 4433, 4433, 4433, 4433
	SP	3344, 3344, 3344, 3344, 4433, 4433, 4433, 4433
.....

III. RESULT

The fault diagnosis technique utilizing path following is executed on Network on Chip Sim, where the individual test and slow-train strategies are utilized as comparison. The fault diagnosis technique utilizing path following can find the entirety of the significant level faults on the switches paying little respect to the size of NoC. Further, the strategy only needs not many meddling circuits to store the steering direction of the bundle when it is sent through the switch. The individual test technique can test the entirety of the faults, yet it can simply find 36.3% faults on the 3*3 NoC in Table 3. To start with, it can test the fault that makes the parcel return back to its past sending node, yet it can't recognize it from the comparative faults on the path. Second, it can identify the SP faults on the transmitting path, however it can't find them. So the strategy absences of fault diagnosis limit. The moderate train technique accomplishes 100% fault and diagnosis inclusion (FC and DC), yet it requires enormous additional region overhead as a complex meddlesome circuit is embedded onto each switch. What's more terrible, the switch has an enormous engendering deferral, and it is frequently the clock bottleneck of the framework, so the nosy circuit on switch would influence the framework execution extraordinarily.

Table 3. Diagnosis Performance of Different Methods

NoC (3*3)	Self-Test	Slow-Train	Path Tracking
FC	100%	100%	100%
DC	36.3%	100%	100%
Intrusive Circuit	Small	Large	Very small

The storage space and diagnosis time of the fault diagnosis technique utilizing path following are reasonable. Despite the fact that the size of fault dictionary and the match time are $O(n*2n)$, the Network on Chip size would be not very huge under the constraints of VLSI process. Both of the storage space and the match time are little, and the expanding proportion isn't too high when the Network on Chip size increments. So it is plausible to test and analyze the elevated level faults through path following.

IV. CONCLUSION

The main idea is the nodes on the diagonal endpoints send the parcel to one another dependent on XY and YX algorithm, gather the path sets of the showed up packets, lastly contrast the path sets and the fault dictionaries. In the interim, two streamlining strategy is proposed to improve the fault dictionary. Trial results shows that find the entirety of the elevated level fault on Network on Chip with no meddlesome circuits and the two improving techniques diminishes the diagnosis cost enormously.

V. REFERENCES

- [1]. R. Ramanujam and B. Lin, "Destination-based congestion awareness for adaptive routing in 2D mesh networks", *ACM Transactions on Design Automation of Electronic Systems*, vol. 18, no. 4, pp. 1-27, 2013.
- [2]. S. Jovanovic, C. Tanougast, S. Weber, and C. Bobda, "A new deadlock-free fault-tolerant routing algorithm for NoC interconnections", in *Proc. Int. Conf. Field Program. Logic Appl.*, Aug.–Sep. 2009, pp. 326–331.
- [3]. J. Bainbridge and S. Furber. Chain: a delay-insensitive chip area interconnect. *IEEE Micro*, 22:16–23, 2002.
- [4]. Y. Wang, L. Zhang, Y. Han, H. Li, X. Li, "Data Remapping for Static N UCA in Degradable Chip Multiprocessors", *IEEE Trans. VLSI Systems*, vol. 23, no. 5, pp. 879- 892, 2015..
- [5]. É. Cota, F. L. Kastensmidt, M. Cassel, "A High-Fault-Coverage Approach for the Test of Data Control and Handshake Interconnects in Mesh Networks-on-Chip", *IEEE Trans on Computers*, vol. 57, no. 9, pp. 1202-1215, 2006.
- [6]. Y. Zheng, H. Wang, S. Yang, C. Jiang, F. Gao, "Accelerating strategy for functional test of NoC communication fabric", *ATS'2010*, pp. 224-227.
- [7]. E. Nilsson, M. Millberg, J. Öberg, A. Jantsch. Load distribution with the proximity congestion awareness in a network on chip. *Proceedings of the Design Automation and Test in Europe Conference and Exhibition*. 2003, pp. 1126-1127.
- [8]. P. P. Pande et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. *IEEE Transactions on Computers*. August 2005, Vol. 54, 8, pp. 1025-1040.
- [9]. J. Henkel, W. Wolf, S. Chakradhar. On-chip networks: a scalable, communication-centric embedded system design paradigm. *Proceedings of 17th International Conference on VLSI Design*. 2004, pp. 845-851.
- [10]. L. Benini, D. Bertozzi. Network-on-chip architectures and design methods. *IEEE Proceedings - Computers and Digital Techniques*. March 2005, Vol. 152, 2, pp. 261-272.
- [11]. Han, Y & Song, YH 2003, 'Condition Monitoring Techniques for Electrical Equipment - A Literature Survey', *IEEE Transactions on Power Delivery*, vol. 18, no. 1, pp. 4 - 13.
- [12]. Jung, JH, Lee, JJ & Kwon, BH 2006, 'Online Diagnosis of Induction Motors Using MCSA', *IEEE transactions on Industrial Electronics*, vol. 53, no. 6, pp. 1842 -1852.